CN104810264B - A kind of SiC terminal structure preparation methods based on ONO structure - Google Patents

A kind of SiC terminal structure preparation methods based on ONO structure Download PDF

Info

Publication number
CN104810264B
CN104810264B CN201410036304.3A CN201410036304A CN104810264B CN 104810264 B CN104810264 B CN 104810264B CN 201410036304 A CN201410036304 A CN 201410036304A CN 104810264 B CN104810264 B CN 104810264B
Authority
CN
China
Prior art keywords
silica
ono structure
layer
etching
silicon carbide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410036304.3A
Other languages
Chinese (zh)
Other versions
CN104810264A (en
Inventor
杨霏
张昭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Corp of China SGCC
Smart Grid Research Institute of SGCC
Original Assignee
State Grid Corp of China SGCC
Smart Grid Research Institute of SGCC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Corp of China SGCC, Smart Grid Research Institute of SGCC filed Critical State Grid Corp of China SGCC
Priority to CN201410036304.3A priority Critical patent/CN104810264B/en
Priority to PCT/CN2015/071458 priority patent/WO2015110069A1/en
Publication of CN104810264A publication Critical patent/CN104810264A/en
Application granted granted Critical
Publication of CN104810264B publication Critical patent/CN104810264B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/0445Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
    • H01L21/048Making electrodes
    • H01L21/0485Ohmic electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/1608Silicon carbide

Abstract

The present invention relates to technical field of semiconductors, and in particular to a kind of SiC terminal structure preparation methods based on ONO structure.This method comprises the steps:Step 1, ONO structure is deposited in silicon carbide substrate surface;Step 2, photoresist is coated on ONO structure, the pattern transfer of table top is formed using photoetching process;Step 3, the silica of the superiors in ONO structure is performed etching, expose the silicon nitride in intermediate layer;Step 4, to the silicon nitride etch in the intermediate layer in ONO structure, and it is etched to the silica of the bottom;Step 5, third layer residue silica in ONO structure is performed etching, exposes silicon carbide substrates active area;Step 6, silicon carbide substrates are annealed;Step 7, deposited metal, form Metal field plate.Method provided by the invention avoids the damage of silicon carbide substrates active area, avoids Metal field plate corner from being broken, the effect for having extremely steady chemical property, insulating property (properties) and isolating metal ionic soil.

Description

A kind of SiC terminal structure preparation methods based on ONO structure
Technical field
The present invention relates to technical field of semiconductors, and in particular to a kind of SiC terminal structures preparation side based on ONO structure Method.
Background technology
Usual offset field plate is to connect the metal being covered on substrate surface SiO2 layers of main knot, passes through the biasing on field plate Pressure can make depletion layer along surface to main knot outer expandable, and breakdown voltage is improved with this.Metal field plate manufacture is very simple, It can be formed together with device electrode, without increasing single processing step.Offset field plate to the sucking action of electric charge in medium, So that using the device of this terminal technology to interface charge(Especially movable charge)It is not very sensitive.
With the development of semiconductor power device, third generation wide bandgap semiconductor silicon carbide power electronic device progressively turns into Development trend.At present, in silicon carbide device terminal structure, the part of the terminal structure one using thick SiO2 as Metal field plate. Although it machinery, chemistry and electrically etc. be all highly stable, there is good passivation.But in field plate edge It is very big to locate potential difference between field plate and substrate, so electric-field intensity is larger herein, breakdown easily occurs in advance in low voltage, And be likely to occur at surface, there is higher requirement to dielectric layer.Therefore this technology is used alone to be not suitable for compared with high strike Wear the discrete device of voltage.Additionally due to the Some features that itself is intrinsic, cause to shelter energy to alkali metal ions such as Na+, K+ Power is poor, influences device performance.
In the terminal manufacturing process of silicon carbide power device, the not specially treated ONO structure of generally use, laying gold Belong to field plate as terminal structure, reached with this and reduce internal field, improve surface breakdown voltage and reliability, make device is actual to hit Wear the special construction that voltage specially designs closer to parallel plane knot ideal value.On the other hand effect is also functioned to passivation, can To prevent steam and Na+Into substrate.
Using not specially treated ONO structure, etch and expose active area and fill Metal field plate, at present, the knot The defects of structure, is, while etching ONO structure, the possibility of easily damage silicon carbide substrates be present;The Metal field plate of deposition exists The possibility of fracture at the silica trench corner of the top be present, have grave danger to the normal use of electrode.
The content of the invention
In view of the shortcomings of the prior art, it is an object of the invention to provide a kind of SiC terminal structures preparation based on ONO structure Method, ONO structure in current carborundum terminal structure is optimized.
The purpose of the present invention is realized using following technical proposals:
The present invention provides a kind of SiC terminal structure preparation methods based on ONO structure, and it is theed improvement is that, the side Method comprises the steps:
Step 1, ONO structure is deposited in silicon carbide substrate surface;
Step 2, photoresist is coated on ONO structure, the pattern transfer of table top is formed using photoetching process;
Step 3, the silica of the superiors in ONO structure is performed etching, expose the silicon nitride in intermediate layer;
Step 4, to the silicon nitride etch in the intermediate layer in ONO structure, and it is etched to the silica of the bottom;
Step 5, third layer residue silica in ONO structure is performed etching, exposes silicon carbide substrates active area;
Step 6, silicon carbide substrates are annealed;
Step 7, deposited metal, form Metal field plate.
Further, in the step 1, one layer is deposited in silicon carbide substrate surfaceSilica, One layer is deposited in silicon dioxide layerSilicon nitride, finally on silicon nitride layer deposit one layer's Silica.
Further, in the step 1, using enhanced plasma activated chemical vapour deposition PECVD, low pressure chemical gas Mutually deposition LPCVD, aumospheric pressure cvd APCVD, or inductively coupled plasma chemical vapor deposition ICP-CVD depositions two Silicon oxide layer and silicon nitride layer.
Further, in the step 3, using the silica of the superiors in wet etching ONO structure, ladder is formed The gentle groove through hole of shape, adjusted by the proportioning of hydrofluoric acid cushioning liquid, the gentle groove is adjusted between 5 ° to 85 ° It is whole;Or
Using the silica of the superiors in dry etching ONO structure, the gentle groove through hole of inverted trapezoidal is formed, passes through work The adjustment of skill gas, pressure and power, the gentle groove are adjusted between 5 ° to 85 °.
Further, in the step 4, vertical trench through hole is formed using dry etching intermediate layer silicon nitride, and etch To the silica of the bottom.
Further, in the step 5, the two of the bottom is etched by the way of dry etching and wet etching combine Silica forms transverse concave groove structure, apart from this layer of bottomThere is transverse concave groove structure in the groove at place, laterally Groove using upper bit as vertical through hole, and silicon carbide substrates active area is exposed.
Further, the hydrofluoric acid cushioning liquid hydrofluoric acid in the wet etching:The ratio of ammonium fluoride is 1:1 to 1: 50。
Further, the dry etching includes reactive ion etching RIE and inductively coupled plasma etching ICP
Further, made using the reactive ion etching RIE in dry etching, the process gas fluoroform CHF3 used Dosage is 10~50sccm, sulfur hexafluoride SF6 usage amounts are 1~20sccm, oxygen O2 usage amounts are 1~25sccm, react from Son etching RIE radio-frequency power is 100~500W, and air pressure is 500~2500mTorr in reactive ion etching RIE equipment cavities.
Further, ICP, the process gas fluoroform used are etched using inductively coupled plasma in dry etching CHF3 usage amounts are 5~40sccm, sulfur hexafluoride SF6 usage amounts are 1~45sccm, oxygen O2 usage amounts are 1~20sccm, electricity Sense coupled plasma etch ICP radio-frequency power is 100~500W, ICP power is 100~3000W, and inductively coupled plasma is carved It is 5~60mTorr to lose air pressure in ICP equipment cavities.
Further, in the step 6, the annealing way used is short annealing, in nitrogen atmosphere or oxygen atmosphere In, for temperature in 400~1500 degree Celsius ranges, the retention time is 1~20 minute.
Further, in the step 7, deposited metal uses electron-beam evaporation mode or magnetron sputtering mode;It is heavy first Thickness is accumulated as the Ti in the range of 1~15nm, the Ni in the range of 200~700nm of redeposition, last deposit thickness is 100~500nm In the range of Ag or Al or Cu.
Compared with the prior art, the beneficial effect that reaches of the present invention is:
1. forming the gentle groove through hole of inverted trapezoidal using the silica of the superiors in wet etching ONO structure, pass through The proportioning adjustment of hydrofluoric acid cushioning liquid, the groove can be adjusted between 5 ° to 85 ° as needed.Avoid Metal field plate The possibility of fracture be present in corner.
2. forming the gentle groove through hole of inverted trapezoidal using the silica of the superiors in dry etching ONO structure, pass through The adjustment of process gas, pressure, power, the groove can be adjusted between 5 ° to 85 ° as needed.Avoid Metal field plate The possibility of fracture be present in corner.
3. etching angle can effectively be controlled using dry etching.Dry etching intermediate layer silicon nitride forms vertical trench and led to Hole.
4. the through hole that third layer silica forms special appearance is etched by the way of dry and wet combination, pattern point For two parts, the first half is vertical trench, and lower half groove has transverse concave groove structure, and the purpose for preparing the structure is to avoid The damages of silicon carbide substrates active areas.
5. handling the ONO structure after etching using short annealing mode, make ONO structure finer and close, compare without spy The ONO structure very handled, there is the effect of extremely steady chemical property, insulating property (properties) and isolating metal ionic soil.
6. avoiding the damage of silicon carbide substrates active area, avoid Metal field plate corner from being broken, have extremely steady The effect of chemical property, insulating property (properties) and isolating metal ionic soil.
Brief description of the drawings
Fig. 1 is the schematic diagram after the ONO structure processing of prior art;
Fig. 2 is the schematic diagram before ONO structure processing;
Fig. 3 is the schematic diagram after the ONO structure processing of the embodiment of the present invention;
Fig. 4 is after the ONO structure of the embodiment of the present invention is processed and the schematic diagram of deposited metal field plate;
Wherein:The silicon dioxide layer of the 1- the superiors;2- middle nitride silicon;3- bottom silica;4- metal fields are hardened Structure.
Embodiment
The embodiment of the present invention is described in further detail below in conjunction with the accompanying drawings.
The present invention provides a kind of preparation method using specially treated ONO structure SiC terminal structures;It is specially treated Afterwards, this configuration avoids the possibility that active area is damaged during cutting, and the possibility being broken during laying Metal field plate.Advantage:Avoid The damage of silicon carbide substrates active areas, avoids Metal field plate corner from being broken, there is extremely steady chemical property, insulating properties The effect of matter and isolating metal ionic soil.
The method of the present invention comprises the steps:
Step 1, ONO structure is deposited in silicon carbide substrate surface:One layer is deposited in silicon carbide substrate surface Silica, in silicon dioxide layer deposit one layerSilicon nitride, finally on silicon nitride layer deposit one layerSilica.
Using enhanced plasma activated chemical vapour deposition PECVD, low-pressure chemical vapor deposition LPCVD, normal pressure chemical gas Mutually deposition APCVD, or inductively coupled plasma chemical vapor deposition ICP-CVD deposited silicon dioxide layers and silicon nitride layer.
Step 2, photoresist is coated on ONO structure, the pattern transfer of table top is formed using photoetching process:In ONO structure It is upper that patterned mask layer is formed using photoresist, define the region for needing to open a window in ONO structure.
Step 3, the silica of the superiors in ONO structure is performed etching, expose the silicon nitride in intermediate layer:Using The silica of the superiors in wet etching ONO structure, the gentle groove through hole of inverted trapezoidal is formed, passes through hydrofluoric acid cushioning liquid Proportioning adjustment, the gentle groove is adjusted between 5 ° to 85 °;Or
Using the silica of the superiors in dry etching ONO structure, the gentle groove through hole of inverted trapezoidal is formed, passes through work The adjustment of skill gas, pressure and power, the gentle groove are adjusted between 5 ° to 85 °.
Step 4, vertical trench through hole is formed using the intermediate layer silicon nitride in dry etching ONO structure, and be etched to most The silica of bottom.
Step 5, third layer residue silica in ONO structure is performed etching, exposes silicon carbide substrates active area; Specially:The silica that the bottom is etched by the way of dry etching and wet etching combine forms transverse concave groove structure, Apart from this layer of bottomThere is transverse concave groove structure in the groove at place, transverse concave groove leads to using upper bit to be vertical Hole, and silicon carbide substrates active area is exposed.
Hydrofluoric acid cushioning liquid hydrofluoric acid in wet etching:The ratio of ammonium fluoride is 1:1 to 1:50.
Dry etching includes reactive ion etching RIE and inductively coupled plasma etching ICP;
Using the reactive ion etching RIE in dry etching, the process gas fluoroform CHF3 usage amounts used are 10 ~50sccm, sulfur hexafluoride SF6 usage amounts are 1~20sccm, oxygen O2 usage amounts are 1~25sccm, reactive ion etching RIE Radio-frequency power be 100~500W, air pressure is 500~2500mTorr in reactive ion etching RIE equipment cavities.
ICP, the process gas fluoroform CHF3 usage amounts used are etched using inductively coupled plasma in dry etching For 5~40sccm, sulfur hexafluoride SF6 usage amounts be 1~45sccm, oxygen O2 usage amounts be 1~20sccm, inductive etc. from Son etching ICP radio-frequency power is 100~500W, ICP power is 100~3000W, and inductively coupled plasma etches ICP equipment Air pressure is 5~60mTorr in cavity.
Step 6, silicon carbide substrates are annealed:The annealing way used is short annealing, in nitrogen atmosphere or oxygen In atmosphere, for temperature in 400~1500 degree Celsius ranges, the retention time is 1~20 minute.
Step 7, deposited metal, form Metal field plate:Deposited metal uses electron-beam evaporation mode or magnetron sputtering side Formula;Deposit thickness first is the Ti in the range of 1~15nm, the Ni in the range of 200~700nm of redeposition, and last deposit thickness is Ag or Al or Cu in the range of 100~500nm.
Embodiment
Step 1, as shown in Fig. 2 use LPCVD in sequence silicon carbide substrate surface deposit first a layer thickness forSilica 3, preferred thickness isIt is in deposition a layer thickness againSilicon nitride 2, Preferred thickness isIt is in deposition a layer thickness again finallySilica 1, preferred thickness isNow, ONO structure has been formd.
Step 2, patterned mask layer is formed using photoresist on ONO structure, define needs out in ONO structure The region of window.
Step 3, using wet etching hydrofluoric acid cushioning liquid(Hydrofluoric acid:Ammonium fluoride=1:30), corrode the two of the superiors Silicon oxide layer 1, etching time are 2 minutes.Reactive ion etching can also be used(RIE), fluoroform(CHF3)Usage amount is 10~50sccm, preferred parameter 30sccm, sulfur hexafluoride(SF6)Usage amount is 1~20sccm, preferred parameter 10sccm, Oxygen(O2)Usage amount is 1^25sccm, preferred parameter 8sccm, and radio-frequency power is 100~500W, preferred parameter 350W, Air pressure is 500~2500mTorr, preferred parameter 750mTorr.
Inductively coupled plasma can also be used to etch(ICP), fluoroform(CHF3)Usage amount is 5~40sccm, excellent It is 25sccm to select parameter, sulfur hexafluoride(SF6)Usage amount is 1~45sccm, preferred parameter 15sccm, oxygen(O2)Usage amount For 1~20sccm, preferred parameter 4sccm, radio-frequency power is 100~500W, preferred parameter 400W, ICP power is 100~ 3000W, preferred parameter 1200W, air pressure are 5~60mTorr, preferred parameter 30mTorr.Now silicon dioxide layer 1 occurs The gentle groove of inverted trapezoidal, trench angles are 40 °, and expose intermediate layer silicon nitride layer 2.The formation of gentle groove, Eliminate the possibility that subsequent deposition Metal field plate has fracture.
Step 4, using dry etching silicon nitride layer 2, dry etching can use reactive ion etching(RIE), fluoroform Alkane(CHF3)Usage amount is 10~50sccm, preferred parameter 40sccm, sulfur hexafluoride(SF6)Usage amount is 1~20sccm, excellent It is 12sccm to select parameter, oxygen(O2)Usage amount is 1^25sccm, and preferred parameter 8sccm, radio-frequency power is 100~500W, Preferred parameter is 100W, and air pressure is 500~2500mTorr, preferred parameter 1850mTorr.
Dry etching can also use inductively coupled plasma to etch(ICP), fluoroform(CHF3)Usage amount be 5~ 40sccm, preferred parameter 35sccm, sulfur hexafluoride(SF6)Usage amount is 1~45sccm, preferred parameter 10sccm, oxygen (O2)Usage amount is 1~20sccm, and preferred parameter 8sccm, radio-frequency power is 100~500W, preferred parameter 300W, ICP Power is 100~3000W, and preferred parameter 200W, air pressure is 5~60mTorr, preferred parameter 20mTorr.Now, nitrogenize Silicon layer 2 forms vertical through hole, and crosses and be carved into the silicon dioxide layer 3 of third layer, makes the residual thickness of silica 3 be
Step 5, the remaining silicon dioxide layer 3 of wet etching third layer, exposes active area.Avoid due to dry etching Grasp and bad cause substrate active area.Now, the silicon dioxide layer 3 of third layer forms irregular after over etching Through hole.Through hole is divided into two parts, this layer of bottom of distance in grooveIn the range of depths, transverse concave groove structure be present, Transverse concave groove using upper bit as vertical through hole.
Step 6, as shown in figure 3, to the above-mentioned ONO structure after lithography, quickly moved back in oxygen atmosphere 400~1500 degrees Celsius of fire, 900 degrees Celsius of preferred parameter, kept for 1~20 minute, preferred parameter 14 minutes.Moving back the structure Become finer and close during fire, to stop that the pollution of the alkali metal ions such as Na+, K+ provides effective guarantee.
Step 7, as shown in figure 4, using electron-beam evaporation metal in the overlying regions of having chance with exposed.First deposit Thickness is the Ti in the range of 1~15nm, the Ni in the range of preferred thickness 8nm, 200~700nm of redeposition, and preferred thickness is 630nm, last deposit thickness are the Cu, preferred thickness 450nm in the range of 100~500nm.Now, Metal field plate is formd Structure 4.
Finally it should be noted that:The above embodiments are merely illustrative of the technical scheme of the present invention and are not intended to be limiting thereof, to the greatest extent The present invention is described in detail with reference to above-described embodiment for pipe, those of ordinary skills in the art should understand that:Still The embodiment of the present invention can be modified or equivalent substitution, and without departing from any of spirit and scope of the invention Modification or equivalent substitution, it all should cover among scope of the presently claimed invention.

Claims (1)

1. a kind of SiC terminal structure preparation methods based on ONO structure, it is characterised in that methods described comprises the steps:
Step 1, ONO structure is deposited in silicon carbide substrate surface;
Step 2, photoresist is coated on ONO structure, the pattern transfer of table top is formed using photoetching process;
Step 3, the silica of the superiors in ONO structure is performed etching, expose the silicon nitride in intermediate layer;
Step 4, to the silicon nitride etch in the intermediate layer in ONO structure, and it is etched to the silica of the bottom;
Step 5, third layer residue silica in ONO structure is performed etching, exposes silicon carbide substrates active area;
Step 6, silicon carbide substrates are annealed;
Step 7, deposited metal, form Metal field plate;
In the step 1, one layer is deposited in silicon carbide substrate surfaceSilica, in silicon dioxide layer sink One layer of productSilicon nitride, finally on silicon nitride layer deposit one layerSilica;
In the step 1, using enhanced plasma activated chemical vapour deposition PECVD, low-pressure chemical vapor deposition LPCVD, often Pressure chemical vapor deposition APCVD, or inductively coupled plasma chemical vapor deposition ICP-CVD deposited silicon dioxide layers and nitridation Silicon layer;
In the step 3, using the silica of the superiors in wet etching ONO structure, the gentle groove for forming inverted trapezoidal leads to Hole, adjusted by the proportioning of hydrofluoric acid cushioning liquid, the gentle groove is adjusted between 5 ° to 85 °;Or
Using the silica of the superiors in dry etching ONO structure, the gentle groove through hole of inverted trapezoidal is formed, passes through process gas The adjustment of body, pressure and power, the gentle groove are adjusted between 5 ° to 85 °;
In the step 4, vertical trench through hole is formed using dry etching intermediate layer silicon nitride, and be etched to the two of the bottom Silica;
In the step 5, the silica that the bottom is etched by the way of dry etching and wet etching combine forms transverse direction Groove structure, apart from this layer of bottomTransverse concave groove structure be present in the groove at place, transverse concave groove using upper bit as Vertical through hole, and silicon carbide substrates active area is exposed;
Hydrofluoric acid cushioning liquid hydrofluoric acid in the wet etching:The ratio of ammonium fluoride is 1:1 to 1:50;
The dry etching includes reactive ion etching RIE and inductively coupled plasma etching ICP;
Using the reactive ion etching RIE in dry etching, the process gas fluoroform CHF3 usage amounts used be 10~ 50sccm, sulfur hexafluoride SF6 usage amounts are 1~20sccm, oxygen O2 usage amounts are 1~25sccm, reactive ion etching RIE's Radio-frequency power is 100~500W, and air pressure is 500~2500mTorr in reactive ion etching RIE equipment cavities;
Using in dry etching inductively coupled plasma etch ICP, the process gas fluoroform CHF3 usage amounts used be 5~ 40sccm, sulfur hexafluoride SF6 usage amounts are 1~45sccm, oxygen O2 usage amounts are 1~20sccm, and inductively coupled plasma is carved Erosion ICP radio-frequency power is 100~500W, ICP power is 100~3000W, and inductively coupled plasma etches ICP equipment cavities Interior air pressure is 5~60mTorr;
In the step 6, the annealing way used is short annealing, in nitrogen atmosphere or oxygen atmosphere, temperature 400~ In 1500 degree Celsius ranges, the retention time is 1~20 minute;
In the step 7, deposited metal uses electron-beam evaporation mode or magnetron sputtering mode;First deposit thickness be 1~ Ni in the range of Ti in the range of 15nm, 200~700nm of redeposition, last deposit thickness are the Ag in the range of 100~500nm Or Al or Cu.
CN201410036304.3A 2014-01-26 2014-01-26 A kind of SiC terminal structure preparation methods based on ONO structure Active CN104810264B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201410036304.3A CN104810264B (en) 2014-01-26 2014-01-26 A kind of SiC terminal structure preparation methods based on ONO structure
PCT/CN2015/071458 WO2015110069A1 (en) 2014-01-26 2015-01-23 Ono structure-based sic terminal structure preparation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410036304.3A CN104810264B (en) 2014-01-26 2014-01-26 A kind of SiC terminal structure preparation methods based on ONO structure

Publications (2)

Publication Number Publication Date
CN104810264A CN104810264A (en) 2015-07-29
CN104810264B true CN104810264B (en) 2017-12-01

Family

ID=53680847

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410036304.3A Active CN104810264B (en) 2014-01-26 2014-01-26 A kind of SiC terminal structure preparation methods based on ONO structure

Country Status (2)

Country Link
CN (1) CN104810264B (en)
WO (1) WO2015110069A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111584400B (en) * 2020-05-14 2023-11-07 宁波江丰电子材料股份有限公司 Dry etching semiconductor ventilation cavity and preparation method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101924077A (en) * 2009-06-17 2010-12-22 上海华虹Nec电子有限公司 Manufacturing method for reducing area of SONOS storage unit
CN102148157A (en) * 2009-12-23 2011-08-10 英特赛尔美国股份有限公司 Producing method of enhanced HEMT with self-aligned filed plate

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100628644B1 (en) * 2004-12-31 2006-09-26 동부일렉트로닉스 주식회사 Method for Etching Dielectric Film of ONO Structure
US20070018199A1 (en) * 2005-07-20 2007-01-25 Cree, Inc. Nitride-based transistors and fabrication methods with an etch stop layer
US7548112B2 (en) * 2005-07-21 2009-06-16 Cree, Inc. Switch mode power amplifier using MIS-HEMT with field plate extension

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101924077A (en) * 2009-06-17 2010-12-22 上海华虹Nec电子有限公司 Manufacturing method for reducing area of SONOS storage unit
CN102148157A (en) * 2009-12-23 2011-08-10 英特赛尔美国股份有限公司 Producing method of enhanced HEMT with self-aligned filed plate

Also Published As

Publication number Publication date
CN104810264A (en) 2015-07-29
WO2015110069A1 (en) 2015-07-30

Similar Documents

Publication Publication Date Title
CN103515197A (en) Self-aligned multi-patterning mask layer and formation method thereof
TW394985B (en) A semiconductor device having an improved contact structure and a manufacturing method thereof
CN101770974B (en) Method for fabricating shallow-trench isolation structure
CN103794490B (en) Method for forming self-aligned double pattern
CN106128942A (en) A kind of eliminate the method for micro-mask in silicon carbide device terminal etching
CN105140354A (en) Preparation method of GaN-based light-emitting diode chip
CN110164962A (en) Schottky diode of high-breakdown-voltage and preparation method thereof
CN108206131A (en) The forming method of semiconductor structure and semiconductor structure
CN103050438B (en) The lithographic method of contact hole
CN105304616B (en) Mim capacitor and forming method thereof
CN107644812A (en) Substrate lithographic method
TW444380B (en) Semiconductor integrated circuit device and the manufacturing method thereof
CN104810264B (en) A kind of SiC terminal structure preparation methods based on ONO structure
CN106783727B (en) The forming method of interconnection structure
CN101442007B (en) Method for removing lateral wall polymer of metal insulating layer metallic structure
CN101447426B (en) Plasma etching method
CN104637793A (en) Manufacturing method of terminal structure of silicon carbide device
CN107978555A (en) The process of grid curb wall
CN102041508B (en) Groove etching method
CN104282550B (en) The manufacture method of Schottky diode
TW434744B (en) Method of plasma etching doped polysilicon layers with uniform etch rates
CN104701242B (en) The lithographic method of contact hole
CN102916043B (en) MOS-HEMT (Metal-oxide-semiconductor High-electron-mobility Transistor) device and manufacturing method thereof
TW501199B (en) Method for enhancing etching of TiSix
CN101577253A (en) Method for writing rounded top angle of gate during preparation of EEPROM device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant