CN104394113A - Receiving terminal for ground-air narrow-band communication system for unmanned aerial vehicle - Google Patents
Receiving terminal for ground-air narrow-band communication system for unmanned aerial vehicle Download PDFInfo
- Publication number
- CN104394113A CN104394113A CN201410689481.1A CN201410689481A CN104394113A CN 104394113 A CN104394113 A CN 104394113A CN 201410689481 A CN201410689481 A CN 201410689481A CN 104394113 A CN104394113 A CN 104394113A
- Authority
- CN
- China
- Prior art keywords
- module
- output
- circuit
- receiving terminal
- amplification
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/002—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
- H04L7/0029—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of received data signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/7073—Synchronisation aspects
- H04B1/7087—Carrier synchronisation aspects
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/14—Relay systems
- H04B7/15—Active relay systems
- H04B7/185—Space-based or airborne stations; Stations for satellite systems
- H04B7/18502—Airborne stations
- H04B7/18506—Communications with or from aircraft, i.e. aeronautical mobile service
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Transceivers (AREA)
Abstract
The invention discloses a receiving terminal for a ground-air narrow-band communication system for an unmanned aerial vehicle. The receiving terminal for the ground-air narrow-band communication system for the unmanned aerial vehicle comprises a radio frequency receiving module, an intermediate frequency filter module, an ADC and an FPGA, the radio frequency receiving module receives communication signals from the outside and control signals from the FPGA, the output of the radio frequency receiving module is connected with the intermediate frequency filter module, the output of the intermediate frequency filter module is connected with the ADC, the output of the ADC is connected with the FPGA, the clock control output of the FPGA is connected with the ADC, the gain control output of the FPGA is connected with the radio frequency receiving module, and the FPGA further outputs demodulation data through the internal interface. The receiving terminal for the ground-air narrow-band communication system for the unmanned aerial vehicle perfects the ground-air narrow-band signal communication sub-systems of remote measuring, remote control and data transmission systems for the unmanned aerial vehicle, and the receiving terminal is suitable for unmanned aerial vehicle terminals in the air.
Description
Technical field
The present invention relates to a kind of receiving terminal for the air-ground narrow-band communication system of unmanned plane.
Background technology
Unmanned plane has that cost effectiveness is low, zero injures and deaths and dispose the advantages such as flexible, can help or even replace the mankind to play a role in a lot of scene, as personnel's search and rescue, infrastructure supervision etc. after calamity.No matter in civilian or military domain, unmanned plane all has wide application and development prospect.
The system of unmanned plane that passes of remote measurement, remote control, number can comprise Air-Ground two-way communication and ground-ground two-way communication two parts, divide according to wire data type, wideband signal communication can be divided into communicate with narrow band signal two types, wherein broadband signal is unmanned plane reconnaissance image data transmission service and unmanned plane telemetry service, narrow band signal is underwater acoustic remote control business between handheld terminal and unmanned plane, communication service between handheld terminal and car-mounted terminal.And a link very important in narrow band communication is exactly its receiving terminal, receiving terminal is unmanned plane terminal.
Summary of the invention
The object of the invention is to overcome the deficiencies in the prior art, provide a kind of resource loss low, data processing is accurately for the receiving terminal of the air-ground narrow-band communication system of unmanned plane.
The object of the invention is to be achieved through the following technical solutions: a kind of receiving terminal for the air-ground narrow-band communication system of unmanned plane, it comprises Receiver Module, intermediate frequency filtering module, ADC and FPGA, Receiver Module receives the signal of communication from outside and the control signal from FPGA, the output of Receiver Module and intermediate frequency filtering model calling, the output of intermediate frequency filtering module is connected with ADC, the output of ADC is connected with FPGA, the clock control of FPGA exports and is connected with ADC, the gain of FPGA controls to export and is connected with Receiver Module, FPGA is also by internal interface demodulated output data,
Described FPGA comprises down conversion module, decimal abstraction module, thick frequency offset correction module, narrow-band filtering module, bit synchronization module, essence frequency deviation synchronization module, decoding/judging module, de-interleaving block and at the uniform velocity buffer module, the input of down conversion module is connected with ADC, the output of down conversion module is connected with decimal abstraction module, the output of decimal abstraction module and thick frequency offset correction model calling, the output of thick frequency offset correction module and narrow-band filtering model calling, the output of narrow-band filtering module and bit synchronization model calling, the output of bit synchronization module is connected with smart frequency deviation synchronization module, the output of essence frequency deviation synchronization module is connected with decoding/judging module, the output of decoding/judging module is connected with de-interleaving block, the output of de-interleaving block is connected with at the uniform velocity buffer module, at the uniform velocity the output of buffer module exports demodulation gain by internal interface.
Described down conversion module comprises quadrature downconvert circuit, low-pass filter circuit and digital controlled oscillation circuit, the input of quadrature downconvert circuit is connected with ADC input signal and digital controlled oscillation circuit respectively, quadrature downconvert circuit exports I, Q two paths of signals to low-pass filter circuit, low-pass filter circuit exports I, Q two paths of signals to decimal abstraction module, and described digital controlled oscillation circuit uses cordic algorithm.Digital controlled oscillation circuit uses cordic algorithm to realize, and only consume a small amount of register and adder resource, do not consume RAM, resource loss is substantially negligible.
Described decimal abstraction module carries out little several times extraction to the baseband signal that down conversion module obtains, and output signal sample value is to thick frequency offset correction module.
Because after despreading, signal bandwidth only has about 180kHz, and most high-doppler frequency deviation reaches 3kHz, at certain interference situations., frequency deviation may be caught outside band by transnormal phase-locked loop, so carrier synchronization partial resolution is become " thick frequency offset correction " and " smart frequency deviation is synchronous " two links here.
Described thick frequency offset correction module comprises quadrature downconvert circuit, eliminate modulation intelligence circuit, fft circuit, spectral line peak search circuit, calculate frequency deviation circuit and digital controlled oscillation circuit, quadrature downconvert circuit receives the signal exported from decimal abstraction module, the output of quadrature downconvert circuit is respectively with narrow-band filtering module with eliminate modulation intelligence circuit and be connected, the output eliminating modulation intelligence circuit is connected with fft circuit, the output of fft circuit is connected with spectral line peak search circuit, the output of spectral line peak search circuit is connected with calculating frequency deviation circuit, the output calculating frequency deviation circuit is connected with digital controlled oscillation circuit, the output of digital controlled oscillation circuit is connected with quadrature downconvert circuit.
Input signal is 4 times of symbol sampler rates, enters 4 power computing modules, eliminates the modulation intelligence of QPSK, obtains single audio frequency dot information.Through FFT and spectral line peak value searching, thick frequency deviation information can be obtained.Wherein use 2048 point of counting of FFT, can obtain enough low residual frequency deviation, ensure normally catching of smart frequency deviation synchronization module.Correct once, the thick frequency deviation information that follow-up FFT several times obtains is close, and peak value is enough, then think stable, without the need to correcting again; Otherwise think and system step-out re-start thick frequency offset correction.
Because frequency deviation is comparatively large, DDC, enforcement be the filtering in broadband a little, ensure that signal spectra is not damaged; After thick frequency offset correction completes, then carry out a narrow-band filtering, the out-of-band noise of further filtering remnants.Described narrow-band filtering module is used for the out-of-band noise of further filtering remnants.
Because the signal bandwidth of narrow band signal is less, do not use the balancing techniques such as SCFDE.
Bit synchronization uses Gardner algorithm, to a small amount of residual frequency deviation insensitive (according to 3kHz maximum frequency deviation, about 4.5Mbaud/s baud rate is calculated, and residual frequency deviation is approximately about 0.1% of chip rate), before can being positioned at frequency synchronization module.After input data carry out the interpolation/extraction of little several times, obtain the signal of 4 times of symbol sampler rates; Carry out gardner bit timing estimation error to 4 times of sample value signals, obtain instantaneous error value, after loop filter filter away high frequency noise, driving N CO produces the enable and interpolated parameter of timing interpolation; " Farrow timing interpolation " module uses farrow structure, and interpolation obtains bit decision point accurately, eventually through output Buffer output; Described Farrow structure is a kind of polynomial interpolation implementation structure efficiently.
Described bit synchronization module comprises input buffer module, reg module, Timing error estimate module, loop filter, digital controlled oscillation circuit, timing interpose module, export buffer module and two shift registers, the input of input buffer module and narrow-band filtering model calling, the output of input buffer module and reg model calling, the output of reg module is connected with one of them shift register, the output of this shift register is connected with timing interpose module, one tunnel of timing interpose module exports and is connected with another shift register, the output of this shift register and timing error model calling, the output of Timing error estimate module is connected with loop filter, the output of loop filter is connected with digital controlled oscillation circuit, the output of digital controlled oscillation circuit is connected with timing interpose module, another road of timing interpose module exports and exports data by exporting buffer module.
Described smart frequency deviation synchronization module comprises quadrature downconvert circuit, digital controlled oscillation circuit, phase error estimation and phase error circuit and loop filter circuit, quadrature downconvert circuit, digital controlled oscillation circuit, phase error estimation and phase error circuit and loop filter circuit composition digital phase-locked loop, exterior I, the input of Q two-way and bit synchronization model calling, the output of quadrature downconvert circuit is connected with phase error estimation and phase error circuit and decoding/judging module respectively, the output of phase error estimation and phase error circuit is connected with loop filter circuit, the output of loop filter circuit is connected with digital controlled oscillation circuit, the output of digital controlled oscillation circuit is connected with quadrature downconvert circuit.The realization of described digital controlled oscillation circuit uses DDS algorithm, instead of cordic algorithm, because the sequential amount of delay of cordic logic is larger in FPGA, cause loop delay large, affect capturing frequency deviation ability, and DDS only has the time delay of 1 to 3 clk, the performance of loop capturing behavior and tracking behavior can be ensured.
Described decoding/judging module uses Viterbi soft-decision algorithm, and described de-interleaving block simply cushions read-write for realizing.
Described at the uniform velocity buffer module comprises data buffering module, buffering capacity monitoring modular, loop filtering module and numerical control oscillation module, data buffering module receives input data and input clock, one tunnel of data buffering module exports and is connected with buffering capacity monitoring modular, another road of data buffering module exports data, the output of buffering capacity monitoring modular and loop filtering model calling, the output of loop filtering module is connected with numerical control oscillation module, one tunnel of numerical control oscillation module exports and data buffering model calling, another road clock signal of numerical control oscillation module.
Described Receiver Module comprises duplexer, transmitting terminal processing module, receiving terminal processing module and driver module, described duplexer for receive and send data, the output of described transmitting terminal processing module is connected with duplexer, the input of receiving terminal processing module is connected with duplexer, and the output of driver module is connected with transmitting terminal processing module and receiving terminal processing module respectively;
Described driver module comprises crystal oscillator, local oscillator, merit sub-module, two drive amplification modules and driver, the two-way input of local oscillator is connected with crystal oscillator and SPI code respectively, the output of local oscillator is connected with merit sub-module, the two-way of merit sub-module export respectively with two drive amplification model calling, the output of two drive amplification modules is connected with transmitting terminal processing module and receiving terminal processing module respectively, the output of driver is connected with transmitting terminal processing module, and described driver exports 5 parallel-by-bit control codes;
Described transmitting terminal processing module comprises frequency mixing module, filtration module, amplification module, numerical control attenuation module, drive amplification module and power amplifier module, one tunnel of frequency mixing module is input as intermediate-freuqncy signal, the input of another road and one of them the drive amplification model calling in driver module of frequency mixing module, the output of frequency mixing module is connected with filtration module, the output of filtration module is connected with amplification module, the output of the output of amplification module and the driver of driver module all with numerical control attenuation model calling, the output of numerical control attenuation module with drive amplification module and be connected, the output of driving amplification module is connected with power amplifier module, the output of power amplifier module is connected with duplexer,
Described receiving terminal processing module comprises low noise amplification module, filtration module, amplification module, frequency mixing module, filtration module and amplification module, the input of low noise amplification module is connected with duplexer, the output of low noise amplification module is connected with filtration module, the output of filtration module is connected with amplification module, the output of amplification module is all connected with frequency mixing module with the output of another drive amplification module of driver module, the output of frequency mixing module is connected with filtration module, filtration module is connected with amplification module, and amplification module outputs signal.
The invention has the beneficial effects as follows: the signal that (1) ADC inputs obtains baseband signal through down-conversion, digital controlled oscillation circuit in down-conversion uses cordic algorithm to realize, only consume a small amount of register and adder resource, do not consume RAM, resource loss is substantially negligible; (2) baseband signal carries out little several times extraction, obtains the signal sample of 4 times of chip rates, then carries out matched filtering, and the benefit done like this is the calculating being beneficial to matched filtering coefficient; (3) because signal bandwidth after despreading only has about 180kHz, and most high-doppler frequency deviation reaches 3kHz, at certain interference situations., frequency deviation may be caught outside band by transnormal phase-locked loop, so carrier synchronization partial resolution is become " thick frequency offset correction " and " smart frequency deviation is synchronous " two links here; (4) because frequency deviation is comparatively large, DDC, enforcement be the filtering in broadband a little, ensure that signal spectra is not damaged; (5) after thick frequency offset correction completes, then a narrow-band filtering is carried out, the out-of-band noise of further filtering remnants; (6) signal bandwidth of narrow band signal is less, does not re-use the balancing techniques such as SCFDE, cost-saving; (7) bit information after judgement is through channel decoding, and obtain the result after error correction, in order to support the precise time label of remote measurement, demodulating data will at the uniform velocity export; (8) due to above some, the present invention be just applicable to a kind of can the receiving terminal of air-ground narrow-band communication system of unmanned plane that passes of remote measurement, remote control, number, receiving terminal comprises unmanned plane terminal.
Accompanying drawing explanation
Fig. 1 is block diagram of the present invention;
Fig. 2 is FPGA function module structure chart;
Fig. 3 is down conversion module structure chart;
Fig. 4 is thick frequency offset correction function structure chart;
Fig. 5 is bit synchronization function structure chart;
Fig. 6 is Farrow structured flowchart;
Fig. 7 is smart frequency deviation synchronization structure figure;
Fig. 8 is at the uniform velocity buffer module structure chart;
Fig. 9 is radio frequency receiving block structural diagram.
Embodiment
Below in conjunction with accompanying drawing, technical scheme of the present invention is described in further detail: as shown in Figure 1, a kind of receiving terminal for the air-ground narrow-band communication system of unmanned plane, it comprises Receiver Module, intermediate frequency filtering module, ADC and FPGA, Receiver Module receives the signal of communication from outside and the control signal from FPGA, the output of Receiver Module and intermediate frequency filtering model calling, the output of intermediate frequency filtering module is connected with ADC, the output of ADC is connected with FPGA, the clock control of FPGA exports and is connected with ADC, the gain of FPGA controls to export and is connected with Receiver Module, FPGA is also by internal interface demodulated output data,
As shown in Figure 2, described FPGA comprises down conversion module, decimal abstraction module, thick frequency offset correction module, narrow-band filtering module, bit synchronization module, essence frequency deviation synchronization module, decoding/judging module, de-interleaving block and at the uniform velocity buffer module, the input of down conversion module is connected with ADC, the output of down conversion module is connected with decimal abstraction module, the output of decimal abstraction module and thick frequency offset correction model calling, the output of thick frequency offset correction module and narrow-band filtering model calling, the output of narrow-band filtering module and bit synchronization model calling, the output of bit synchronization module is connected with smart frequency deviation synchronization module, the output of essence frequency deviation synchronization module is connected with decoding/judging module, the output of decoding/judging module is connected with de-interleaving block, the output of de-interleaving block is connected with at the uniform velocity buffer module, at the uniform velocity the output of buffer module exports demodulation gain by internal interface.
As shown in Figure 3, described down conversion module comprises quadrature downconvert circuit, low-pass filter circuit and digital controlled oscillation circuit, the input of quadrature downconvert circuit is connected with ADC input signal and digital controlled oscillation circuit respectively, quadrature downconvert circuit exports I, Q two paths of signals to low-pass filter circuit, low-pass filter circuit exports I, Q two paths of signals to decimal abstraction module, and described digital controlled oscillation circuit uses cordic algorithm.Digital controlled oscillation circuit uses cordic algorithm to realize, and only consume a small amount of register and adder resource, do not consume RAM, resource loss is substantially negligible.Digital controlled oscillation circuit, when initial, arranges 160MHz intermediate frequency mirror image (numerical frequency the is 2 * pi * 3/10) frequency of standard.In despreading acquisition procedure, need to search for the rough frequency deviation value of signal, so input with " frequency search parameter " from despreading module here.
Described decimal abstraction module carries out little several times extraction to the baseband signal that down conversion module obtains, and exports the signal sample of output 4 times of chip rates to thick frequency offset correction module.
Because after despreading, signal bandwidth only has about 180kHz, and most high-doppler frequency deviation reaches 3kHz, at certain interference situations., frequency deviation may be caught outside band by transnormal phase-locked loop, so carrier synchronization partial resolution is become " thick frequency offset correction " and " smart frequency deviation is synchronous " two links here.
Described thick frequency offset correction module comprises quadrature downconvert circuit, eliminate modulation intelligence circuit, fft circuit, spectral line peak search circuit, calculate frequency deviation circuit and digital controlled oscillation circuit, quadrature downconvert circuit receives the signal exported from decimal abstraction module, the output of quadrature downconvert circuit is respectively with narrow-band filtering module with eliminate modulation intelligence circuit and be connected, the output eliminating modulation intelligence circuit is connected with fft circuit, the output of fft circuit is connected with spectral line peak search circuit, the output of spectral line peak search circuit is connected with calculating frequency deviation circuit, the output calculating frequency deviation circuit is connected with digital controlled oscillation circuit, the output of digital controlled oscillation circuit is connected with quadrature downconvert circuit.
Because frequency deviation is comparatively large, DDC, enforcement be the filtering in broadband a little, ensure that signal spectra is not damaged; After thick frequency offset correction completes, then carry out a narrow-band filtering, the out-of-band noise of further filtering remnants.Described narrow-band filtering module is used for the out-of-band noise of further filtering remnants.
Because the signal bandwidth of narrow band signal is less, do not use the balancing techniques such as SCFDE.
Bit synchronization uses Gardner algorithm, to a small amount of residual frequency deviation insensitive (according to 3kHz maximum frequency deviation, about 4.5Mbaud/s baud rate is calculated, and residual frequency deviation is approximately about 0.1% of chip rate), before can being positioned at frequency synchronization module.After input data carry out the interpolation/extraction of little several times, obtain the signal of 4 times of symbol sampler rates; Carry out gardner bit timing estimation error to 4 times of sample value signals, obtain instantaneous error value, after loop filter filter away high frequency noise, driving N CO produces the enable and interpolated parameter of timing interpolation; " Farrow timing interpolation " module uses farrow structure, and interpolation obtains bit decision point accurately, eventually through output Buffer output; Described Farrow structure is a kind of polynomial interpolation implementation structure efficiently.Described bit synchronization module comprises input buffer module, reg module, Timing error estimate module, loop filter, digital controlled oscillation circuit, timing interpose module, export buffer module and two shift registers, the input of input buffer module and narrow-band filtering model calling, the output of input buffer module and reg model calling, the output of reg module is connected with one of them shift register, the output of this shift register is connected with timing interpose module, one tunnel of timing interpose module exports and is connected with another shift register, the output of this shift register and timing error model calling, the output of Timing error estimate module is connected with loop filter, the output of loop filter is connected with digital controlled oscillation circuit, the output of digital controlled oscillation circuit is connected with timing interpose module, another road of timing interpose module exports and exports data by exporting buffer module.
Described smart frequency deviation synchronization module comprises quadrature downconvert circuit, digital controlled oscillation circuit, phase error estimation and phase error circuit and loop filter circuit, quadrature downconvert circuit, digital controlled oscillation circuit, phase error estimation and phase error circuit and loop filter circuit composition digital phase-locked loop, exterior I, the input of Q two-way and bit synchronization model calling, the output of quadrature downconvert circuit is connected with phase error estimation and phase error circuit and decoding/judging module respectively, the output of phase error estimation and phase error circuit is connected with loop filter circuit, the output of loop filter circuit is connected with digital controlled oscillation circuit, the output of digital controlled oscillation circuit is connected with quadrature downconvert circuit.The realization of described digital controlled oscillation circuit uses DDS algorithm, instead of cordic algorithm, because the sequential amount of delay of cordic logic is larger in FPGA, cause loop delay large, affect capturing frequency deviation ability, and DDS only has the time delay of 1 to 3 clk, the performance of loop capturing behavior and tracking behavior can be ensured.
Described decoding/judging module uses Viterbi soft-decision algorithm, calls Xilinx official IPCORE.
Described de-interleaving block simply cushions read-write for realizing.
Described at the uniform velocity buffer module comprises data buffering module, buffering capacity monitoring modular, loop filtering module and numerical control oscillation module, data buffering module receives input data and input clock, one tunnel of data buffering module exports and is connected with buffering capacity monitoring modular, another road of data buffering module exports data, the output of buffering capacity monitoring modular and loop filtering model calling, the output of loop filtering module is connected with numerical control oscillation module, one tunnel of numerical control oscillation module exports and data buffering model calling, another road clock signal of numerical control oscillation module.
Described Receiver Module comprises duplexer, transmitting terminal processing module, receiving terminal processing module and driver module, described duplexer for receive and send data, the output of described transmitting terminal processing module is connected with duplexer, the input of receiving terminal processing module is connected with duplexer, and the output of driver module is connected with transmitting terminal processing module and receiving terminal processing module respectively;
Described driver module comprises crystal oscillator, local oscillator, merit sub-module, two drive amplification modules and driver, the two-way input of local oscillator is connected with crystal oscillator and SPI code respectively, the output of local oscillator is connected with merit sub-module, the two-way of merit sub-module export respectively with two drive amplification model calling, the output of two drive amplification modules is connected with transmitting terminal processing module and receiving terminal processing module respectively, the output of driver is connected with transmitting terminal processing module, and described driver exports 5 parallel-by-bit control codes;
Described transmitting terminal processing module comprises frequency mixing module, filtration module, amplification module, numerical control attenuation module, drive amplification module and power amplifier module, one tunnel of frequency mixing module is input as intermediate-freuqncy signal, the input of another road and one of them the drive amplification model calling in driver module of frequency mixing module, the output of frequency mixing module is connected with filtration module, the output of filtration module is connected with amplification module, the output of the output of amplification module and the driver of driver module all with numerical control attenuation model calling, the output of numerical control attenuation module with drive amplification module and be connected, the output of driving amplification module is connected with power amplifier module, the output of power amplifier module is connected with duplexer,
Described receiving terminal processing module comprises low noise amplification module, filtration module, amplification module, frequency mixing module, filtration module and amplification module, the input of low noise amplification module is connected with duplexer, the output of low noise amplification module is connected with filtration module, the output of filtration module is connected with amplification module, the output of amplification module is all connected with frequency mixing module with the output of another drive amplification module of driver module, the output of frequency mixing module is connected with filtration module, filtration module is connected with amplification module, and amplification module outputs signal.
At receive path, the up remote signal of 1430MHz() signal amplifies post filtering through low noise and amplifies, is mixed to 70 ± 2MHz intermediate frequency.Export after being amplified by intermediate frequency, power output is-5dBm ~ 0dBm.
Claims (7)
1. the receiving terminal for the air-ground narrow-band communication system of unmanned plane, it is characterized in that: it comprises Receiver Module, intermediate frequency filtering module, ADC and FPGA, Receiver Module receives the signal of communication from outside and the control signal from FPGA, the output of Receiver Module and intermediate frequency filtering model calling, the output of intermediate frequency filtering module is connected with ADC, the output of ADC is connected with FPGA, the clock control of FPGA exports and is connected with ADC, the gain of FPGA controls to export and is connected with Receiver Module, and FPGA is also by internal interface demodulated output data;
Described FPGA comprises down conversion module, decimal abstraction module, thick frequency offset correction module, narrow-band filtering module, bit synchronization module, essence frequency deviation synchronization module, decoding/judging module, de-interleaving block and at the uniform velocity buffer module, the input of down conversion module is connected with ADC, the output of down conversion module is connected with decimal abstraction module, the output of decimal abstraction module and thick frequency offset correction model calling, the output of thick frequency offset correction module and narrow-band filtering model calling, the output of narrow-band filtering module and bit synchronization model calling, the output of bit synchronization module is connected with smart frequency deviation synchronization module, the output of essence frequency deviation synchronization module is connected with decoding/judging module, the output of decoding/judging module is connected with de-interleaving block, the output of de-interleaving block is connected with at the uniform velocity buffer module, at the uniform velocity the output of buffer module exports demodulation gain by internal interface.
2. a kind of receiving terminal for the air-ground narrow-band communication system of unmanned plane according to claim 1, it is characterized in that: described down conversion module comprises quadrature downconvert circuit, low-pass filter circuit and digital controlled oscillation circuit, the input of quadrature downconvert circuit is connected with ADC input signal and digital controlled oscillation circuit respectively, quadrature downconvert circuit exports I, Q two paths of signals to low-pass filter circuit, low-pass filter circuit exports I, Q two paths of signals to decimal abstraction module, and described digital controlled oscillation circuit uses cordic algorithm.
3. a kind of receiving terminal for the air-ground narrow-band communication system of unmanned plane according to claim 1, it is characterized in that: described thick frequency offset correction module comprises quadrature downconvert circuit, eliminate modulation intelligence circuit, fft circuit, spectral line peak search circuit, calculate frequency deviation circuit and digital controlled oscillation circuit, quadrature downconvert circuit receives the signal exported from decimal abstraction module, the output of quadrature downconvert circuit is respectively with narrow-band filtering module with eliminate modulation intelligence circuit and be connected, the output eliminating modulation intelligence circuit is connected with fft circuit, the output of fft circuit is connected with spectral line peak search circuit, the output of spectral line peak search circuit is connected with calculating frequency deviation circuit, the output calculating frequency deviation circuit is connected with digital controlled oscillation circuit, the output of digital controlled oscillation circuit is connected with quadrature downconvert circuit.
4. a kind of receiving terminal for the air-ground narrow-band communication system of unmanned plane according to claim 1, it is characterized in that: described bit synchronization module comprises input buffer module, reg module, Timing error estimate module, loop filter, digital controlled oscillation circuit, timing interpose module, export buffer module and two shift registers, the input of input buffer module and narrow-band filtering model calling, the output of input buffer module and reg model calling, the output of reg module is connected with one of them shift register, the output of this shift register is connected with timing interpose module, one tunnel of timing interpose module exports and is connected with another shift register, the output of this shift register and timing error model calling, the output of Timing error estimate module is connected with loop filter, the output of loop filter is connected with digital controlled oscillation circuit, the output of digital controlled oscillation circuit is connected with timing interpose module, another road of timing interpose module exports and exports data by exporting buffer module.
5. a kind of receiving terminal for the air-ground narrow-band communication system of unmanned plane according to claim 1, it is characterized in that: described smart frequency deviation synchronization module comprises quadrature downconvert circuit, digital controlled oscillation circuit, phase error estimation and phase error circuit and loop filter circuit, quadrature downconvert circuit, digital controlled oscillation circuit, phase error estimation and phase error circuit and loop filter circuit composition digital phase-locked loop, exterior I, the input of Q two-way and bit synchronization model calling, the output of quadrature downconvert circuit is connected with phase error estimation and phase error circuit and decoding/judging module respectively, the output of phase error estimation and phase error circuit is connected with loop filter circuit, the output of loop filter circuit is connected with digital controlled oscillation circuit, the output of digital controlled oscillation circuit is connected with quadrature downconvert circuit, the practical DDS algorithm of described digital controlled oscillation circuit.
6. a kind of receiving terminal for the air-ground narrow-band communication system of unmanned plane according to claim 1, it is characterized in that: described at the uniform velocity buffer module comprises data buffering module, buffering capacity monitoring modular, loop filtering module and numerical control oscillation module, data buffering module receives input data and input clock, one tunnel of data buffering module exports and is connected with buffering capacity monitoring modular, another road of data buffering module exports data, the output of buffering capacity monitoring modular and loop filtering model calling, the output of loop filtering module is connected with numerical control oscillation module, one tunnel of numerical control oscillation module exports and data buffering model calling, another road clock signal of numerical control oscillation module.
7. a kind of receiving terminal for the air-ground narrow-band communication system of unmanned plane according to claim 1, it is characterized in that: described Receiver Module comprises duplexer, transmitting terminal processing module, receiving terminal processing module and driver module, described duplexer for receive and send data, the output of described transmitting terminal processing module is connected with duplexer, the input of receiving terminal processing module is connected with duplexer, and the output of driver module is connected with transmitting terminal processing module and receiving terminal processing module respectively;
Described driver module comprises crystal oscillator, local oscillator, merit sub-module, two drive amplification modules and driver, the two-way input of local oscillator is connected with crystal oscillator and SPI code respectively, the output of local oscillator is connected with merit sub-module, the two-way of merit sub-module export respectively with two drive amplification model calling, the output of two drive amplification modules is connected with transmitting terminal processing module and receiving terminal processing module respectively, the output of driver is connected with transmitting terminal processing module, and described driver exports 5 parallel-by-bit control codes;
Described transmitting terminal processing module comprises frequency mixing module, filtration module, amplification module, numerical control attenuation module, drive amplification module and power amplifier module, one tunnel of frequency mixing module is input as intermediate-freuqncy signal, the input of another road and one of them the drive amplification model calling in driver module of frequency mixing module, the output of frequency mixing module is connected with filtration module, the output of filtration module is connected with amplification module, the output of the output of amplification module and the driver of driver module all with numerical control attenuation model calling, the output of numerical control attenuation module with drive amplification module and be connected, the output of driving amplification module is connected with power amplifier module, the output of power amplifier module is connected with duplexer,
Described receiving terminal processing module comprises low noise amplification module, filtration module, amplification module, frequency mixing module, filtration module and amplification module, the input of low noise amplification module is connected with duplexer, the output of low noise amplification module is connected with filtration module, the output of filtration module is connected with amplification module, the output of amplification module is all connected with frequency mixing module with the output of another drive amplification module of driver module, the output of frequency mixing module is connected with filtration module, filtration module is connected with amplification module, and amplification module outputs signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410689481.1A CN104394113B (en) | 2014-11-26 | 2014-11-26 | A kind of reception terminal for the air-ground narrow-band communication system of unmanned plane |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410689481.1A CN104394113B (en) | 2014-11-26 | 2014-11-26 | A kind of reception terminal for the air-ground narrow-band communication system of unmanned plane |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104394113A true CN104394113A (en) | 2015-03-04 |
| CN104394113B CN104394113B (en) | 2018-05-22 |
Family
ID=52611949
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410689481.1A Active CN104394113B (en) | 2014-11-26 | 2014-11-26 | A kind of reception terminal for the air-ground narrow-band communication system of unmanned plane |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104394113B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1786164A1 (en) * | 2005-11-10 | 2007-05-16 | Research In Motion Limited | Method and apparatus for communicating data upon multiple radio carriers |
| CN101267414A (en) * | 2007-03-12 | 2008-09-17 | 中国科学院上海微系统与信息技术研究所 | A flexible OFDM download communication system and its communication method |
| CN103905131A (en) * | 2014-03-11 | 2014-07-02 | 上海永畅信息科技有限公司 | Expressway vehicle sensing system and method based on space channel detection |
-
2014
- 2014-11-26 CN CN201410689481.1A patent/CN104394113B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1786164A1 (en) * | 2005-11-10 | 2007-05-16 | Research In Motion Limited | Method and apparatus for communicating data upon multiple radio carriers |
| CN101267414A (en) * | 2007-03-12 | 2008-09-17 | 中国科学院上海微系统与信息技术研究所 | A flexible OFDM download communication system and its communication method |
| CN103905131A (en) * | 2014-03-11 | 2014-07-02 | 上海永畅信息科技有限公司 | Expressway vehicle sensing system and method based on space channel detection |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104394113B (en) | 2018-05-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104393885B (en) | A kind of reception terminal for unmanned plane ground-to-air wideband communication system and method thereof | |
| CN103248593B (en) | Offset estimation and removing method and system | |
| CN104333411A (en) | Remote-measuring, remote-control and data transmission system for unmanned aerial vehicle | |
| US20130143509A1 (en) | Polar receiver using injection-locking technique | |
| CN103532894A (en) | TCM-8PSK baseband signal demodulation method | |
| CN111600823B (en) | Parallel OQPSK offset quadriphase shift keying demodulator | |
| CN104378129B (en) | A kind of ground-to-air wideband communication system for unmanned plane | |
| CN104393911A (en) | Ground-air narrow-band communication system and method for unmanned aerial vehicle | |
| CN104378125B (en) | A kind of air-ground broadband connections method for unmanned plane | |
| CN204180063U (en) | A kind of receiving terminal for unmanned plane ground-to-air wideband communication system | |
| CN104378130B (en) | A kind of reception terminal for unmanned plane ground-to-air wideband communication system | |
| CN104333393B (en) | Receiving terminal and receiving terminal method for air-ground narrow-band communication system of unmanned aerial vehicle | |
| CN104333391B (en) | A kind of air-ground narrow band communication method for unmanned plane | |
| CN204180104U (en) | A kind of receiving terminal of the air-ground narrow-band communication system for unmanned plane | |
| CN106508104B (en) | A kind of method of extension remote measurement coherent receiver frequency offset estimation range | |
| CN101505184B (en) | Concealed satellite communication terminal | |
| CN104393912A (en) | Ground-air broadband communication system and method for unmanned aerial vehicle | |
| CN104363041A (en) | System and method for remote measurement, remote control and data transmission of unmanned aerial vehicle | |
| CN104363193B (en) | A kind of receiving terminal method for unmanned plane ground-to-air wideband communication system | |
| CN204180059U (en) | A kind of air-ground narrow-band communication system for unmanned plane | |
| CN204180060U (en) | A kind of ground-to-air wideband communication system for unmanned plane | |
| CN107070832B (en) | A kind of high dynamic UAV TT & C signal carrier tracking method | |
| CN204244239U (en) | A kind of for unmanned plane remote measurement, remote control and Data transfer system | |
| CN104483682B (en) | S-band unified TT＆C system and its sidetone extraction module and range tone retransmission method | |
| CN104394113A (en) | Receiving terminal for ground-air narrow-band communication system for unmanned aerial vehicle |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20191206 Address after: 233010 No.2, third floor, No.319, zhanggongshan Road, zhanggongshan street, Yuhui District, Bengbu City, Anhui Province Patentee after: Bengbu aochuang Intellectual Property Operation Co., Ltd Address before: High tech Zone Tianchen road Chengdu City, Sichuan province 610041 No. 88 Patentee before: Chengdu Zhongyuanxin Electronic Technology Co., Ltd. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20200831 Address after: No.9 Sihai Road, Changshu Economic and Technological Development Zone, Suzhou City, Jiangsu Province Patentee after: Suzhou Haoyu Technology Co., Ltd Address before: 233010 No.2, third floor, No.319, zhanggongshan Road, zhanggongshan street, Yuhui District, Bengbu City, Anhui Province Patentee before: Bengbu aochuang Intellectual Property Operation Co.,Ltd. |