CN104361374A - Collecting and processing system and method of radio-frequency signals - Google Patents
Collecting and processing system and method of radio-frequency signals Download PDFInfo
- Publication number
- CN104361374A CN104361374A CN201410695447.5A CN201410695447A CN104361374A CN 104361374 A CN104361374 A CN 104361374A CN 201410695447 A CN201410695447 A CN 201410695447A CN 104361374 A CN104361374 A CN 104361374A
- Authority
- CN
- China
- Prior art keywords
- chip
- fpga chip
- flash
- acquisition module
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Optical Communication System (AREA)
Abstract
The invention discloses a collecting and processing system and method of radio-frequency signals. The collecting and processing system of the radio-frequency signals comprises a master control computer module, a plurality of high-speed storage modules, an AD collection module, a fiber channel unit and a power management unit, wherein the input end of the AD collection module receives input signals, the high-speed storage modules, the AD collection module and the fiber channel unit are connected through an inter-board high-speed bus, the high-speed storage modules, the AD collection module and the fiber channel unit are also connected through a CAN bus, and the fiber channel unit is connected with the master control computer module through the PCIe and is provided with a data output port. The collecting and processing method of the radio-frequency signals comprises the step of collection and storage and the step of data processing. The collecting and processing system and method of the radio-frequency signals are convenient to use, high in accuracy and high in reliability.
Description
Technical field
The present invention relates to a kind of Acquire and process system and method thereof of radiofrequency signal.
Background technology
Data acquisition system (DAS) is the bridge that computer intelligence instrument and extraneous physical world contact, and is the important channel of obtaining information.Data acquisition technology mainly refers to the ultra-weak electronic signal exported from sensor, through signal condition, analog to digital conversion to the technology storing, record involved by this process.Along with the develop rapidly of computing machine and infotech, Signal transmissions occupies more and more consequence in production and the life of people.
And the Acquire and process system of radiofrequency signal and method thereof are many times multichannel, RF signal collection and disposal system and method thereof all wish to accomplish that accuracy is high, and reliability is strong, easy to use.
Multichannel acquisition module is most important will accomplish synchronous acquisition exactly, so the lock in time how reducing multichannel collecting is just very important, this is also that a difficult point facing of present multichannel collecting technology is with not enough.
High speed memory modules improves storage speed and reduces the quality of the bit error rate on memory module very large impact, and also have great effect to whole system, this is also a major issue in the Acquire and process of radiofrequency signal.
RF signal collection and disposal system and method thereof need to have complete collection, store, data processing function, and when needs, also want data can be transferred to other outer setting to be further processed or to preserve, people are used more convenient, and be difficult to while intactly there are these functions, ensure that the accuracy of data and reliability are the deficiencies in the prior art parts.
Summary of the invention
The object of the invention is to overcome the deficiencies in the prior art, provide a kind of easy to use, accuracy is high, the Acquire and process system of the radiofrequency signal that reliability is strong and method thereof.
The object of the invention is to be achieved through the following technical solutions: a kind of Acquire and process system of radiofrequency signal, it comprises main control computer module, 4 high speed memory modules, AD acquisition module and optical-fibre channel unit, the input end of described AD acquisition module receives input signal, high speed memory modules, AD acquisition module is connected by high-speed bus between plate with optical-fibre channel unit, high speed memory modules, AD acquisition module is also connected by CAN with optical-fibre channel unit simultaneously, described optical-fibre channel unit is by PCIe and main control computer model calling, optical-fibre channel unit is also provided with data output.
The Acquire and process system of described a kind of radiofrequency signal also comprises multiple array antenna and a multichannel receiver, described array antenna received radiofrequency signal, the output of array antenna is connected with multichannel receiver, and the output of multichannel receiver is connected with AD acquisition module.
Described high speed memory modules comprise FLASH array, fpga chip, dsp processor, one for memory file system and parameter NOR FLASH and for receiving from fpga chip data and being transferred to the optical module of light mouth, described FLASH array is connected with fpga chip, fpga chip is connected with external bus by GTX interface, fpga chip is connected with dsp processor by EMIF interface, dsp processor is connected with pci interface, and dsp processor is also by being connected with gigabit network interface with ethernet PHY chip; Described NOR FLASH is connected with fpga chip, and described optical module one end is by GTX interface and be connected with fpga chip, and the other end is connected with light mouth; Described FLASH array is the FLASH array that have employed BCH error correction coding, FLASH array comprises organizes FLASH chip more, described many groups FLASH chip is the chip of pipeline processing architecture, and described FLASH chip is the chip adopting pair of pages programming technique and comprise the core that multiple timesharing utilizes.
Described AD acquisition module comprises multi-channel A/D collector, fpga chip, dsp processor, ethernet PHY chip, timer manager and crystal oscillator, described multi-channel A/D collector receives the input signal from outside, the output of AD collector is connected with fpga chip, fpga chip is connected with external bus by GTX interface, fpga chip is also connected with dsp processor by DSP data bus, dsp processor one end is connected with the pci interface preset, and the other end is connected with gigabit Ethernet by ethernet PHY chip; Described timer manager one road input end receives the reference signal from crystal oscillator, and the output terminal of timer manager is connected with multi-channel A/D collector, and timer manager is isometric to the PCB track lengths on each road of multi-channel A/D collector.
Described optical-fibre channel unit comprises fpga chip, fiber optical transceiver and ethernet PHY chip, described fpga chip is connected by high-speed bus between GTX with plate, fpga chip is also connected with fiber optical transceiver by GTX, fiber optical transceiver exports data by light mouth, fpga chip is also connected with gigabit Ethernet by ethernet PHY chip, and fpga chip is also connected with PCIe bus and CAN respectively.
Described main control computer module selects the High performance industrial computer card CPCI-6210 of the standard C PCI of AD-link company.
The Acquire and process system of described a kind of radiofrequency signal also comprises a Power Management Unit, is responsible for the power supply providing complete machine to need, and receives the direct supply that outside 220V AC power is converted to other modules of complete machine needs.
An Acquire and process method for radiofrequency signal, it comprises the following steps:
S1. gather storage: radio frequency signal gathers, and is converted into digital signal, and carry out real-time storage;
S2. data processing: process the digital signal obtained, comprises playback process sub-step and file management sub-step.
Described step S1 comprises following sub-step:
S11. signal acquisition: array antenna obtains radiofrequency signal;
S12. Signal transmissions: multichannel receiver is by the Signal transmissions of acquisition to AD acquisition module, and the collection of described AD acquisition module is multi pass acquisition;
S13. signal conversion: AD acquisition module synchronous acquisition, and ensure that each road AD gathers the sampling clock homology homophase used, synchronous trigger input signal is utilized in fpga chip, realize the synchronous reception to multi-channel A/D image data, signal is converted to digital signal, and carries out channel uncertainty calibration in acquisition module;
S14. signal storage: between plate, high-speed bus will collect numeral letter and be transferred to high speed memory modules, and high speed memory modules is to the real-time storage of the high-speed data from AD acquisition module.
Playback process sub-step in described step S2 comprises following sub-step:
S211. after optical-fibre channel unit receives the data readback order from main control computer module, optical-fibre channel unit reads data by GTX interface from high speed memory modules, by PCIe interface, data is stored into main control computer module local hard disk;
S212. the process software of main control computer module completes the process afterwards to playback of data.
File management sub-step in described step S2 comprises file erase, file reads and document formatting.
In described AD acquisition module, the AD device on each road of multi-channel A/D collector is isometric to the PCB track lengths of clock.
Described high speed memory modules includes FLASH array, described FLASH array is the FLASH array that have employed BCH error correction coding, FLASH array comprises organizes FLASH chip more, described many groups FLASH chip is the chip of pipeline processing architecture, and described FLASH chip is the chip adopting pair of pages programming technique and comprise the core that multiple timesharing utilizes.
The invention has the beneficial effects as follows: (1) AD acquisition module adopts same clock source and same trigger source, clock signal is strictly isometric to the PCB track lengths of each AD device, and also given fpga chip by synchronous triggering signal and synchronizing clock signals, fpga chip is to the synchronous reception of multi-channel A/D image data, guarantee can make <0.1ns lock in time of multi-channel sampling, improves the accuracy of collection; (2) adopt multinomial high speed storing technology, substantially increase storage speed, adopt BCH error correcting technique, reduce the bit error rate, bit error rate <10
-12, improve the accuracy and reliability that store data; (3) the present invention carries out on the basis of stores processor at self to data, and data are also outputted to miscellaneous equipment by light mouth by its optical-fibre channel unit, this just make system and method thereof can with miscellaneous equipment with the use of.
Accompanying drawing explanation
Fig. 1 is system principle diagram of the present invention;
Fig. 2 is the theory diagram of high speed memory modules;
Fig. 3 is the theory diagram of AD acquisition module;
Fig. 4 is the theory diagram of optical-fibre channel unit;
Fig. 5 is method flow diagram of the present invention.
Embodiment
Below in conjunction with accompanying drawing, technical scheme of the present invention is described in further detail, but protection scope of the present invention is not limited to the following stated.
As shown in Figure 1, a kind of Acquire and process system of radiofrequency signal, it comprises main control computer module, 4 high speed memory modules, AD acquisition module and optical-fibre channel unit, the input end of described AD acquisition module receives input signal, high speed memory modules, AD acquisition module are connected by high-speed bus between plate with optical-fibre channel unit, high speed memory modules, AD acquisition module are also connected by CAN with optical-fibre channel unit simultaneously, described optical-fibre channel unit is by PCIe and main control computer model calling, and optical-fibre channel unit is also provided with data output.
The Acquire and process system of described a kind of radiofrequency signal also comprises multiple array antenna and a multichannel receiver, described array antenna received radiofrequency signal, the output of array antenna is connected with multichannel receiver, and the output of multichannel receiver is connected with AD acquisition module.
As shown in Figure 2, described high speed memory modules comprise FLASH array, fpga chip, dsp processor, one for memory file system and parameter NOR FLASH and for receiving from fpga chip data and being transferred to the optical module of light mouth, described FLASH array is connected with fpga chip, fpga chip is connected with external bus by GTX interface, fpga chip is connected with dsp processor by EMIF interface, dsp processor is connected with pci interface, and dsp processor is also by being connected with gigabit network interface with ethernet PHY chip; Described NOR FLASH is connected with fpga chip, and described optical module one end is by GTX interface and be connected with fpga chip, and the other end is connected with light mouth; Described FLASH array is the FLASH array that have employed BCH error correction coding, FLASH array comprises organizes FLASH chip more, described many groups FLASH chip is the chip of pipeline processing architecture, and described FLASH chip is the chip adopting pair of pages programming technique and comprise the core that multiple timesharing utilizes.
Sample frequency is more and more higher, and this processes to rear end in real time and brings larger pressure; This just has higher requirement to data transmission and process in real time, in order to meet the demand of real-time storage, present invention employs multinomial high speed storing technology, as multi-stage pipeline technology, pair of pages programming technique and Interleaved programming technique etc., multi-stage pipeline technology is the programming time interval with utilizing FLASH chip, adopts many group FLASH chip to build pipeline processing architecture; Pair of pages programming technique is the pair of pages independence feature utilizing single FLASH chip, and realize pair of pages in the unit interval and programme simultaneously, program speed can double by this technology; Interleaved programming technique is then the feature utilizing the multiple core of one single chip, and timesharing utilizes these core, thus realizes the lifting of storage speed, the highlyest can meet 1GB/s storage speed.
FLASH is due to the characteristic of production technology and medium itself, the BIT mistake of randomness is there will be in programming process, therefore in order to ensure the user demand of user, the present invention adopts real-time error coding techniques, ensure the correctness of data, user manual according to FLASH is known, there are at most 24 BIT mistakes in 1080 Byte, the BCH error correction coding that the present invention adopts, the correction process of nearly 32 BIT can be realized to 1080 Byte, farthest can meet consumers' demand, make bit error rate <10
-12.
As shown in Figure 3, described AD acquisition module comprises multi-channel A/D collector, fpga chip, dsp processor, ethernet PHY chip, timer manager and crystal oscillator, described multi-channel A/D collector receives the input signal from outside, the output of AD collector is connected with fpga chip, fpga chip is connected with external bus by GTX interface, fpga chip is also connected with dsp processor by DSP data bus, dsp processor one end is connected with the pci interface preset, and the other end is connected with gigabit Ethernet by ethernet PHY chip; Described timer manager one road input end receives the reference signal from crystal oscillator, and the output terminal of timer manager is connected with multi-channel A/D collector, and timer manager is isometric to the PCB track lengths on each road of multi-channel A/D collector.
As shown in Figure 4, described optical-fibre channel unit comprises fpga chip, fiber optical transceiver and ethernet PHY chip, described fpga chip is connected by high-speed bus between GTX with plate, fpga chip is also connected with fiber optical transceiver by GTX, fiber optical transceiver exports data by light mouth, fpga chip is also connected with gigabit Ethernet by ethernet PHY chip, and fpga chip is also connected with PCIe bus and CAN respectively.
Described main control computer module selects the High performance industrial computer card CPCI-6210 of the standard C PCI of AD-link company.
The Acquire and process system of described a kind of radiofrequency signal also comprises a Power Management Unit, is responsible for the power supply providing complete machine to need, and receives the direct supply that outside 220V AC power is converted to other modules of complete machine needs.
As shown in Figure 5, a kind of Acquire and process method of radiofrequency signal, it comprises the following steps:
S1. gather storage: radio frequency signal gathers, and is converted into digital signal, and carry out real-time storage;
S2. data processing: process the digital signal obtained, comprises playback process sub-step and file management sub-step.
Described step S1 comprises following sub-step:
S11. signal acquisition: array antenna obtains radiofrequency signal;
S12. Signal transmissions: multichannel receiver is by the Signal transmissions of acquisition to AD acquisition module, and the collection of described AD acquisition module is multi pass acquisition;
S13. signal conversion: AD acquisition module synchronous acquisition, and ensure that each road AD gathers the sampling clock homology homophase used, synchronous trigger input signal is utilized in fpga chip, realize the synchronous reception to multi-channel A/D image data, signal is converted to digital signal, and carries out channel uncertainty calibration in acquisition module;
S14. signal storage: between plate, high-speed bus will collect numeral letter and be transferred to high speed memory modules, and high speed memory modules is to the real-time storage of the high-speed data from AD acquisition module.
Playback process sub-step in described step S2 comprises following sub-step:
S211. after optical-fibre channel unit receives the data readback order from main control computer module, optical-fibre channel unit reads data by GTX interface from high speed memory modules, by PCIe interface, data is stored into main control computer module local hard disk;
S212. the process software of main control computer module completes the process afterwards to playback of data.
File management sub-step in described step S2 comprises file erase, file reads and document formatting.
In described AD acquisition module, the AD device on each road of multi-channel A/D collector is isometric to the PCB track lengths of clock.
Described high speed memory modules includes FLASH array, described FLASH array is the FLASH array that have employed BCH error correction coding, FLASH array comprises organizes FLASH chip more, described many groups FLASH chip is the chip of pipeline processing architecture, and described FLASH chip is the chip adopting pair of pages programming technique and comprise the core that multiple timesharing utilizes.
Claims (10)
1. the Acquire and process system of a radiofrequency signal, it is characterized in that: it comprises main control computer module, 4 high speed memory modules, AD acquisition module and optical-fibre channel unit, the input end of described AD acquisition module receives input signal, high speed memory modules, AD acquisition module are connected by high-speed bus between plate with optical-fibre channel unit, high speed memory modules, AD acquisition module are also connected by CAN with optical-fibre channel unit simultaneously, described optical-fibre channel unit is by PCIe and main control computer model calling, and optical-fibre channel unit is also provided with data output.
2. the Acquire and process system of a kind of radiofrequency signal according to claim 1, it is characterized in that: it also comprises multiple array antenna and a multichannel receiver, described array antenna received radiofrequency signal, the output of array antenna is connected with multichannel receiver, and the output of multichannel receiver is connected with AD acquisition module.
3. the Acquire and process system of a kind of radiofrequency signal according to claim 1, it is characterized in that: described high speed memory modules comprises FLASH array, fpga chip, dsp processor, one for memory file system and parameter NOR FLASH and for receiving from fpga chip data and being transferred to the optical module of light mouth, described FLASH array is connected with fpga chip, fpga chip is connected with external bus by GTX interface, fpga chip is connected with dsp processor by EMIF interface, dsp processor is connected with pci interface, dsp processor is also by being connected with gigabit network interface with ethernet PHY chip, described NOR FLASH is connected with fpga chip, and described optical module one end is by GTX interface and be connected with fpga chip, and the other end is connected with light mouth, described FLASH array is the FLASH array that have employed BCH error correction coding, FLASH array comprises organizes FLASH chip more, described many groups FLASH chip is the chip of pipeline processing architecture, and described FLASH chip is the chip adopting pair of pages programming technique and comprise the core that multiple timesharing utilizes.
4. the Acquire and process system of a kind of radiofrequency signal according to claim 1, it is characterized in that: described AD acquisition module comprises multi-channel A/D collector, fpga chip, dsp processor, ethernet PHY chip, timer manager and crystal oscillator, described multi-channel A/D collector receives the input signal from outside, the output of AD collector is connected with fpga chip, fpga chip is connected with external bus by GTX interface, fpga chip is also connected with dsp processor by DSP data bus, dsp processor one end is connected with the pci interface preset, the other end is connected with gigabit Ethernet by ethernet PHY chip, described timer manager one road input end receives the reference signal from crystal oscillator, and the output terminal of timer manager is connected with multi-channel A/D collector, and timer manager is isometric to the PCB track lengths on each road of multi-channel A/D collector.
5. the Acquire and process system of a kind of radiofrequency signal according to claim 1, it is characterized in that: described optical-fibre channel unit comprises fpga chip, fiber optical transceiver and ethernet PHY chip, described fpga chip is connected by high-speed bus between GTX with plate, fpga chip is also connected with fiber optical transceiver by GTX, fiber optical transceiver exports data by light mouth, fpga chip is also connected with gigabit Ethernet by ethernet PHY chip, and fpga chip is also connected with PCIe bus and CAN respectively.
6. an Acquire and process method for radiofrequency signal, is characterized in that: it comprises the following steps:
S1. gather storage: radio frequency signal gathers, and is converted into digital signal, and carry out real-time storage;
S2. data processing: process the digital signal obtained, comprises playback process sub-step and file management sub-step.
7. the Acquire and process method of a kind of radiofrequency signal according to claim 6, is characterized in that: described step S1 comprises following sub-step:
S11. signal acquisition: array antenna obtains radiofrequency signal;
S12. Signal transmissions: multichannel receiver is by the Signal transmissions of acquisition to AD acquisition module, and the collection of described AD acquisition module is multi pass acquisition;
S13. signal conversion: AD acquisition module synchronous acquisition, and ensure that each road AD gathers the sampling clock homology homophase used, synchronous trigger input signal is utilized in fpga chip, realize the synchronous reception to multi-channel A/D image data, signal is converted to digital signal, and carries out channel uncertainty calibration in acquisition module;
S14. signal storage: between plate, high-speed bus will collect numeral letter and be transferred to high speed memory modules, and high speed memory modules is to the real-time storage of the high-speed data from AD acquisition module.
8. the Acquire and process method of a kind of radiofrequency signal according to claim 6, is characterized in that: the playback process sub-step in described step S2 comprises following sub-step:
S211. after optical-fibre channel unit receives the data readback order from main control computer module, optical-fibre channel unit reads data by GTX interface from high speed memory modules, by PCIe interface, data is stored into main control computer module local hard disk;
S212. the process software of main control computer module completes the process afterwards to playback of data;
File management sub-step in described step S2 comprises file erase, file reads and document formatting.
9. the Acquire and process method of a kind of radiofrequency signal according to claim 7, is characterized in that: in described AD acquisition module, the AD device on each road of multi-channel A/D collector is isometric to the PCB track lengths of clock.
10. the Acquire and process method of a kind of radiofrequency signal according to claim 7, it is characterized in that: described high speed memory modules includes FLASH array, described FLASH array is the FLASH array that have employed BCH error correction coding, FLASH array comprises organizes FLASH chip more, described many groups FLASH chip is the chip of pipeline processing architecture, and described FLASH chip is the chip adopting pair of pages programming technique and comprise the core that multiple timesharing utilizes.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410695447.5A CN104361374A (en) | 2014-11-27 | 2014-11-27 | Collecting and processing system and method of radio-frequency signals |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410695447.5A CN104361374A (en) | 2014-11-27 | 2014-11-27 | Collecting and processing system and method of radio-frequency signals |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104361374A true CN104361374A (en) | 2015-02-18 |
Family
ID=52528632
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410695447.5A Pending CN104361374A (en) | 2014-11-27 | 2014-11-27 | Collecting and processing system and method of radio-frequency signals |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104361374A (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104361373A (en) * | 2014-11-27 | 2015-02-18 | 成都龙腾中远信息技术有限公司 | Collecting and processing method of radio-frequency signals |
| CN107015496A (en) * | 2016-01-28 | 2017-08-04 | 苏州襄行智能科技有限公司 | A kind of intelligent data acqusition system and device |
| CN107491404A (en) * | 2017-07-17 | 2017-12-19 | 成都普诺科技有限公司 | A kind of signal acquisition and playback system |
| CN107846253A (en) * | 2017-11-27 | 2018-03-27 | 国网浙江省电力有限公司 | A kind of data acquisition and Transmission system based on FPGA and OTN |
| CN108924955A (en) * | 2018-07-30 | 2018-11-30 | 山东大骋医疗科技有限公司 | A kind of transmission of CT data and control method and device based on double-strand wireless communication |
| CN110531950A (en) * | 2019-09-23 | 2019-12-03 | 北京小鸟科技股份有限公司 | A kind of video card for supporting KVM to encode |
| CN118093213A (en) * | 2024-04-23 | 2024-05-28 | 成都玖锦科技有限公司 | Multichannel linkage synchronous triggering method based on FPGA parallel architecture |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101587499A (en) * | 2009-06-24 | 2009-11-25 | 北京理工大学 | Multi-channel signal acquiring system based on NAND |
| US20110134989A1 (en) * | 2008-08-22 | 2011-06-09 | Kyocera Corporation | Radio communication apparatus and control method |
| CN102170302A (en) * | 2011-03-23 | 2011-08-31 | 西安电子科技大学 | Anti-interference system-on-chip and method of intelligent antenna based on FPGA (Field Programmable Gate Array) |
| CN202563080U (en) * | 2012-05-07 | 2012-11-28 | 中国人民解放军海军702厂 | High-speed data acquisition device based on FPGA and DSP |
| CN103986680A (en) * | 2014-05-14 | 2014-08-13 | 北京航空航天大学 | Miniaturization dual-channel OFDM communication system and achieving method of miniaturization dual-channel OFDM communication system |
| CN204242207U (en) * | 2014-11-27 | 2015-04-01 | 成都龙腾中远信息技术有限公司 | A kind of Acquire and process system of radiofrequency signal |
-
2014
- 2014-11-27 CN CN201410695447.5A patent/CN104361374A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110134989A1 (en) * | 2008-08-22 | 2011-06-09 | Kyocera Corporation | Radio communication apparatus and control method |
| CN101587499A (en) * | 2009-06-24 | 2009-11-25 | 北京理工大学 | Multi-channel signal acquiring system based on NAND |
| CN102170302A (en) * | 2011-03-23 | 2011-08-31 | 西安电子科技大学 | Anti-interference system-on-chip and method of intelligent antenna based on FPGA (Field Programmable Gate Array) |
| CN202563080U (en) * | 2012-05-07 | 2012-11-28 | 中国人民解放军海军702厂 | High-speed data acquisition device based on FPGA and DSP |
| CN103986680A (en) * | 2014-05-14 | 2014-08-13 | 北京航空航天大学 | Miniaturization dual-channel OFDM communication system and achieving method of miniaturization dual-channel OFDM communication system |
| CN204242207U (en) * | 2014-11-27 | 2015-04-01 | 成都龙腾中远信息技术有限公司 | A kind of Acquire and process system of radiofrequency signal |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104361373A (en) * | 2014-11-27 | 2015-02-18 | 成都龙腾中远信息技术有限公司 | Collecting and processing method of radio-frequency signals |
| CN107015496A (en) * | 2016-01-28 | 2017-08-04 | 苏州襄行智能科技有限公司 | A kind of intelligent data acqusition system and device |
| CN107491404A (en) * | 2017-07-17 | 2017-12-19 | 成都普诺科技有限公司 | A kind of signal acquisition and playback system |
| CN107846253A (en) * | 2017-11-27 | 2018-03-27 | 国网浙江省电力有限公司 | A kind of data acquisition and Transmission system based on FPGA and OTN |
| CN108924955A (en) * | 2018-07-30 | 2018-11-30 | 山东大骋医疗科技有限公司 | A kind of transmission of CT data and control method and device based on double-strand wireless communication |
| CN108924955B (en) * | 2018-07-30 | 2021-12-14 | 山东大骋医疗科技有限公司 | CT data transmission and control method and device based on double-chain wireless communication |
| CN110531950A (en) * | 2019-09-23 | 2019-12-03 | 北京小鸟科技股份有限公司 | A kind of video card for supporting KVM to encode |
| CN118093213A (en) * | 2024-04-23 | 2024-05-28 | 成都玖锦科技有限公司 | Multichannel linkage synchronous triggering method based on FPGA parallel architecture |
| CN118093213B (en) * | 2024-04-23 | 2024-06-21 | 成都玖锦科技有限公司 | Multichannel linkage synchronous triggering method based on FPGA parallel architecture |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104361374A (en) | Collecting and processing system and method of radio-frequency signals | |
| CN104408009A (en) | System and method for acquiring, processing and verifying method multi-channel interference signal | |
| CN104408008A (en) | Multi-channel interference signal acquiring, processing and verifying method | |
| CN206541145U (en) | A kind of multi channel signals synchronous | |
| CN101630299B (en) | Analysis and trigger method of I2C serial bus signal | |
| CN104361373A (en) | Collecting and processing method of radio-frequency signals | |
| CN104639410A (en) | Design method of field bus optical fiber communication interface | |
| CN204242207U (en) | A kind of Acquire and process system of radiofrequency signal | |
| CN104780019A (en) | Method for storing optical fiber communication data | |
| CN109116078A (en) | A kind of digital storage oscilloscope with high speed serialization agreement triggering and decoding function | |
| CN104331637A (en) | Digital beam forming technique verification system and data processing method | |
| CN104363075A (en) | Digital beam forming technical verification system | |
| CN104536923A (en) | Multichannel interference signal acquisition and processing verification system | |
| CN104568233A (en) | Pressure instrument data recording and inquiring system based on RFID Internet of Things technology | |
| CN202676907U (en) | Multichannel weather radar data collecting device | |
| CN102980604A (en) | Photoelectric direct-reading decoder and decoding method | |
| CN204203961U (en) | A kind of multichannel undesired signal Acquire and process verification system | |
| CN204389097U (en) | A kind of manometer based on RFID technology of Internet of things | |
| CN202433889U (en) | Device for serial communication data parity check | |
| CN104361375A (en) | Collecting and processing system of radio-frequency signals | |
| CN202632782U (en) | Multi-channel SSI (Small Scale Integration) data acquisition module based on MicroBlaze soft core | |
| CN103973386B (en) | 1553B data and the time unifying method of adc data in a kind of data collecting system | |
| CN203658750U (en) | Data acquisition apparatus used for torpedo director | |
| CN202720481U (en) | High speed data processor | |
| CN204465542U (en) | Bluish-green laser transmission system in a kind of optical communication |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150218 |