CN104333217A - Zero-cross detection module for DC/DC (Direct Current/Direct Current) - Google Patents
Zero-cross detection module for DC/DC (Direct Current/Direct Current) Download PDFInfo
- Publication number
- CN104333217A CN104333217A CN201410616157.7A CN201410616157A CN104333217A CN 104333217 A CN104333217 A CN 104333217A CN 201410616157 A CN201410616157 A CN 201410616157A CN 104333217 A CN104333217 A CN 104333217A
- Authority
- CN
- China
- Prior art keywords
- switching tube
- module
- drain electrode
- grid
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/175—Indicating the instants of passage of current or voltage through a given value, e.g. passage through zero
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Electronic Switches (AREA)
- Inverter Devices (AREA)
Abstract
The invention provides a zero-cross detection module for DC/DC (Direct Current/Direct Current). The module comprises a zero-cross comparator module, a working mode judgment module, an incorrect turn-off prevention module, a reverse current prevention module and a compromise operation module. Inductive current is controlled by controlling turn-off and the turn-on of a switch tube; detection is performed when the inductive current is zero, including detecting the voltage of an LX node and judging whether the working mode of a Buck circuit is a non-continuous conduction mode or a continuous conduction mode, so that incorrect turn-off which is probably caused by over-slow LX voltage discharge due to over-large capacitance of the LX node is prevented, and a reverse current phenomenon produced by the inductive current can be prevented by the peripheral logic of the zero-cross detection.
Description
Technical field
The present invention relates to circuit structure technical field, be specifically related to a kind of zero passage detection module for DC/DC.
Background technology
In the portable electronic products day by day upgraded, along with develop rapidly and the integrated circuit technique of constantly bringing forth new ideas, electronic technology and the communication technology, the huge many portable equipments of quantity infiltrate our life, as smart mobile phone, Mobile player (MP3), digital camera, Digital Video, portable notebook computer etc.Advanced portable equipment improves our quality of life greatly, facilitates my present life.They mostly adopt powered battery, the rapid expansion of limited battery capacity and product function proposes more and more higher requirement to the efficiency of power management, and integrated synchronous BUCK type DC-DC converter can keep very high efficiency in very wide input voltage range, it is made to become first-selected Power Management Devices in a lot of occasion.But when DC-DC converter is operated in inductive current DCM (DCM), due to the logical delay of converter inside, the impact of the factors such as wire delay and parasitism, when causing lock-in tube afterflow to zero, it does not also turn off or does not also turn off completely, at this moment must cause pouring in down a chimney of electric current, thus affect the performance index of whole circuit.Particularly this phenomenon can make whole system be in one to exceed the state of putting, thus causes the efficiency of whole circuit significantly to reduce, and this state affects to a great extent and limits range of application and the occasion of DC-DC.
Summary of the invention
For solving the problems of the technologies described above, the invention provides a kind of zero passage detection module for DC/DC, this zero passage detection module being used for DC/DC, by the shutoff of control switch pipe and unlatching, controls inductive current, solves the problem that inductive current produces reflux.
The present invention is achieved by the following technical programs.
A kind of zero passage detection module for DC/DC provided by the invention, comprises zero-crossing comparator module, mode of operation judge module, prevents turning off module by mistake, prevents reflux module and compromise computing module; The signal input part of described zero-crossing comparator module is held with LX respectively, hold VSSS to be connected in analog, the signal output part of described zero-crossing comparator module is connected with mode of operation judge module and the signal input part preventing mistake from turning off module respectively, the described signal input part of reflux module that prevents is connected with preventing the signal output part turning off module by mistake, the described shutoff module by mistake that prevents is connected with the signal input part preventing the signal output part of reflux module with compromise computing module, and described compromise computing module exports control signal.
Described zero-crossing comparator module comprises switching tube M0 ~ M15, resistance R and inverter G1, the grid of described switching tube M12 with M13 is all held with enable signal en and is connected, source class is all connected with power supply, described switching tube M5, M4 all hold with analog power vdda with the source class of M9 and are connected, the grid of described switching tube M5 is connected with drain electrode, the grid of described switching tube M5 is also connected with the grid of switching tube M4, the grid of switching tube M9, the drain electrode of switching tube M12, and the drain electrode of described M5 is connected with the drain electrode of switching tube M11; The grid of described switching tube M11 is connected with the grid of switching tube M10, and the grid of described switching tube M10 is connected rear end with bias current ibias and is connected with drain electrode, and the source class of described switching tube M10, M11 is all held with power supply ground vssa and is connected; The drain electrode of described switching tube M4 is connected with the source class of switching tube M0, M1, M2, M3 respectively, the grid of described switching tube M3 is connected with drain electrode and is connected with the drain electrode of switching tube M1 afterwards, and the drain electrode of described switching tube M1 is also connected with the grid of switching tube M0, the drain electrode of switching tube M6; Also be connected with the grid of switching tube M7 after the drain electrode of described switching tube M6 is connected with grid, the source class of described switching tube M6 is connected with holding VSSS in analog; The grid of described switching tube M2 is connected with drain electrode and is connected with the drain electrode of switching tube M0 afterwards, the drain electrode of described switching tube M0 is also connected with the grid of switching tube M1, the drain electrode of switching tube M7, the source class of described switching tube M7 is connected with the drain electrode of switching tube M15 through resistance R, the grid of described switching tube M15 is connected rear end with gn and is connected with the grid of switching tube M14, the source class of described switching tube M15 is connected with the drain electrode of switching tube M14, and the source class of described switching tube M14 is held with LX and is connected; The drain electrode of described switching tube M7 is also connected with the grid of switching tube M8, and the source class of described switching tube M8 is held with power supply ground vssa and is connected, and the drain electrode of described switching tube M8 exports comparison signal through inverter G1 after being connected with the drain electrode of the drain electrode of switching tube M9, switching tube M13.
Described mode of operation judge module comprises the first d type flip flop dff1, the second d type flip flop dff2 and Count module, the d end of described first d type flip flop dff1 is connected with power supply after being connected with the en end of the second d type flip flop dff2, the clk end of described first d type flip flop dff1 is connected with gpfb signal end, en end is connected with nzcc-out signal end, and qn end is held with the d of the second d type flip flop dff2 and is connected; The clk end of described second d type flip flop dff2 is connected with gpfb signal end, and qn end is connected with the signal input part of Count module, and another signal input part of described Count module is connected with gpfb signal end, and described Count module exports and judges signal.
The described shutoff module by mistake that prevents comprises 3d flip-flop dff3, NAND gate N1 and inverter G2, the d end of described 3d flip-flop dff3 is connected with power supply, clk end is connected with nzcc-out signal end, en end is connected with gp signal end, qn end is connected with the signal input part of NAND gate N1, another signal input part of described NAND gate N1 is connected with gn signal end, and the signal output part of described NAND gate N1 is connected with the signal input part of inverter G2.
The described reflux module that prevents comprises inverter G3 ~ G5, switching tube M16 ~ M18 and NAND gate N2, the signal input part of described inverter G5 is held with gn and is connected, signal output part respectively with switching tube M16, the grid of M17 connects, described switching tube M16, be connected with the grid of switching tube M18 after the drain electrode of M17 is connected, the source class of described switching tube M16 is connected with power supply, the source class of described switching tube M17, the source class of switching tube M18 and the equal ground connection of drain electrode, the grid of described switching tube M18 is successively by inverter G3, G4 is connected with the signal input part of NAND gate N2, another signal input part of described NAND gate N2 is connected with zcc-out signal end.
Described compromise computing module comprises inverter G6 and NAND gate N3, the signal input part of described NAND gate N3 turns off module with preventing mistake and prevents the signal output part of reflux module to be connected, the signal output part of described NAND gate N3 is connected with the signal input part of inverter G6, described inverter G6 output detection signal.
Beneficial effect of the present invention is: by controlling the open the light shutoff of pipe and unlatching, control inductive current, detect when inductive current is zero, and produce corresponding action, comprise and LX node voltage is detected, judge the mode of operation of Buck circuit, discontinuous conduction mode or continuous conduction mode, prevent the LX tension discharge that is that cause because LX node capacitor is excessive from crossing and may cause slowly turning off by mistake, when Buck circuit is in underloading, inductive current is very little, the voltage produced after flowing through the conducting resistance of the pipe that opens the light may be very little, because in this design, zero-crossing comparator has larger imbalance, comparator may be caused to export and to be in high level state always, the peripheral logic of zero passage detection can prevent inductive current from producing reflux phenomenon.
Accompanying drawing explanation
Fig. 1 is schematic block circuit diagram of the present invention;
Fig. 2 is circuit diagram of the present invention;
Fig. 3 is the circuit diagram of zero-crossing comparator module in Fig. 2;
Fig. 4 is the DC characteristic Simulation oscillogram of comparator in Fig. 3;
Fig. 5 is the AC characteristic Simulation oscillogram of comparator in Fig. 3;
Fig. 6, Fig. 7 are the TRAN characteristic Simulation oscillograms of comparator in Fig. 3;
In figure: 1-zero-crossing comparator module, 2-mode of operation judge module, 3-prevents from turning off module by mistake, and 4-prevents reflux module, and 5-compromises computing module.
Embodiment
Further describe technical scheme of the present invention below, but described in claimed scope is not limited to.
A kind of zero passage detection module for DC/DC as shown in FIG. 1 to 3, comprises zero-crossing comparator module 1, mode of operation judge module 2, prevents turning off module 3 by mistake, prevents reflux module 4 and compromise computing module 5; The signal input part of described zero-crossing comparator module 1 is held with LX respectively, hold VSSS to be connected in analog, the signal output part of described zero-crossing comparator module 1 is connected with mode of operation judge module 2 and the signal input part preventing mistake from turning off module 3 respectively, the described signal input part of reflux module 4 that prevents is connected with preventing the signal output part turning off module 3 by mistake, the described shutoff module 3 by mistake that prevents is connected with the signal input part preventing the signal output part of reflux module 4 with compromise computing module 5, and described compromise computing module 5 exports control signal.Wherein LX end is voltage detecting end.
Described zero-crossing comparator module 1 comprises switching tube M0 ~ M15, resistance R and inverter G1, the grid of described switching tube M12 with M13 is all held with enable signal en and is connected, source class is all connected with power supply, described switching tube M5, M4 all hold with analog power vdda with the source class of M9 and are connected, the grid of described switching tube M5 is connected with drain electrode, the grid of described switching tube M5 is also connected with the grid of switching tube M4, the grid of switching tube M9, the drain electrode of switching tube M12, and the drain electrode of described M5 is connected with the drain electrode of switching tube M11; The grid of described switching tube M11 is connected with the grid of switching tube M10, and the grid of described switching tube M10 is connected rear end with bias current ibias and is connected with drain electrode, and the source class of described switching tube M10, M11 is all held with power supply ground vssa and is connected; The drain electrode of described switching tube M4 is connected with the source class of switching tube M0, M1, M2, M3 respectively, the grid of described switching tube M3 is connected with drain electrode and is connected with the drain electrode of switching tube M1 afterwards, and the drain electrode of described switching tube M1 is also connected with the grid of switching tube M0, the drain electrode of switching tube M6; Also be connected with the grid of switching tube M7 after the drain electrode of described switching tube M6 is connected with grid, the source class of described switching tube M6 is connected with holding VSSS in analog; The grid of described switching tube M2 is connected with drain electrode and is connected with the drain electrode of switching tube M0 afterwards, the drain electrode of described switching tube M0 is also connected with the grid of switching tube M1, the drain electrode of switching tube M7, the source class of described switching tube M7 is connected with the drain electrode of switching tube M15 through resistance R, the grid of described switching tube M15 is connected rear end with gn and is connected with the grid of switching tube M14, the source class of described switching tube M15 is connected with the drain electrode of switching tube M14, and the source class of described switching tube M14 is held with LX and is connected; The drain electrode of described switching tube M7 is also connected with the grid of switching tube M8, and the source class of described switching tube M8 is held with power supply ground vssa and is connected, and the drain electrode of described switching tube M8 exports comparison signal through inverter G1 after being connected with the drain electrode of the drain electrode of switching tube M9, switching tube M13.
Zero-crossing comparator use two-stage amplify, the first order amplify be low gain, high bandwidth, to reduce time of delay, time of delay resistance and node capacitor determine.The second level is amplified to be needed to improve gain comparatively speaking, so provide less bias current, in general the limit of the second level can't become the principal element of restriction time of delay.
Described mode of operation judge module 2 comprises the first d type flip flop dff1, the second d type flip flop dff2 and Count module, the d end of described first d type flip flop dff1 is connected with power supply after being connected with the en end of the second d type flip flop dff2, the clk end of described first d type flip flop dff1 is connected with gpfb signal end, en end is connected with nzcc-out signal end, and qn end is held with the d of the second d type flip flop dff2 and is connected; The clk end of described second d type flip flop dff2 is connected with gpfb signal end, and qn end is connected with the signal input part of Count module, and another signal input part of described Count module is connected with gpfb signal end, and described Count module exports and judges signal.Gpfb signal end is the feedback signal of the control of pmos-gate.
Under BUCK circuit is in discontinuous conduction mode (DCM), inductive current is discontinuous, and LX voltage there will be the situation of zero passage, and the output of comparator can produce the saltus step again to high level from high level to low level.And under continuous conduction mode (CCM), continuous current mode, LX voltage all can be in comparatively negative situation, and the output of comparator can not produce the saltus step again to high level from high level to low level always.D type flip flop so just can be used to check rising edge or trailing edge, and what here we detected is trailing edge.
The en termination of the first trigger dff1 be the signal of comparator output signal by an inverter, when gp signal is high level, namely PMOS turns off, and time inductive current carries out afterflow, the first trigger dff1 opens.When DCM pattern, the output of comparator is when 0 at inductive current, can produce trailing edge, so the output of the first trigger dff1 is 0, when gp signal is from high level to low transition time, then export pattern.When gp signal is low level, the first trigger dff1 resets simultaneously, so just by the impact in last cycle, and then can not judge the next cycle.Count module is counting module, and its function just changes output when CCM/DCM mode decision signal continuous eight cycles are equal, can prevent false triggering signal in systems in which from mode decision is slipped up.
The described shutoff module 3 by mistake that prevents comprises 3d flip-flop dff3, NAND gate N1 and inverter G2, the d end of described 3d flip-flop dff3 is connected with power supply, clk end is connected with nzcc-out signal end, en end is connected with gp signal end, qn end is connected with the signal input part of NAND gate N1, another signal input part of described NAND gate N1 is connected with gn signal end, and the signal output part of described NAND gate N1 is connected with the signal input part of inverter G2.
Second function of zero passage detection is exactly prevent the mistake that producing because LX node capacitor is excessive discharges slowly causes from turning off.If do not detected the edge of comparator output signal, and just use the low and high level of signal directly to judge, so LX node capacitor is excessive, generation electric discharge is slow, be between high period at gp signal like this, the period that two sections of comparators outputs are high level can be there is, do not use Edge check None-identified.
The CLK termination of 3d flip-flop dff3 be the signal of comparator output signal by an inverter, nzcc-out signal is the signal of comparator output signal by an inverter.When gp signal is high level, only when comparator exports rising edge, the signal being transferred to the b input of NAND gate is 0, so output signal is closed NMOS tube, in time there is not saltus step in comparator, 3d flip-flop dff3 exports will keep high level, just depend on gn signal like this to the control signal of NMOS tube.
Even if LX electric capacity is excessive, electric discharge slowly, but exports the saltus step do not produced from low level to high level, so can not produce shutoff by mistake due to comparator.
The described reflux module 4 that prevents comprises inverter G3 ~ G5, switching tube M16 ~ M18 and NAND gate N2, the signal input part of described inverter G5 is held with gn and is connected, signal output part respectively with switching tube M16, the grid of M17 connects, described switching tube M16, be connected with the grid of switching tube M18 after the drain electrode of M17 is connected, the source class of described switching tube M16 is connected with power supply, the source class of described switching tube M17, the source class of switching tube M18 and the equal ground connection of drain electrode, the grid of described switching tube M18 is successively by inverter G3, G4 is connected with the signal input part of NAND gate N2, another signal input part of described NAND gate N2 is connected with zcc-out signal end.Zcc-out signal is comparator output signal.
Described compromise computing module 5 comprises inverter G6 and NAND gate N3, the signal input part of described NAND gate N3 turns off module 3 with preventing mistake and prevents the signal output part of reflux module 4 to be connected, the signal output part of described NAND gate N3 is connected with the signal input part of inverter G6, described inverter G6 output detection signal.Gn signal, by one section of delay cell, exports with comparator and carries out NAND operation, if these two signals are high level, then export as low level, closes NMOS tube.
The producing cause of reflux phenomenon is due to when inductive current is in forward flow, if current value is very little, the voltage so produced at LX point also can be very little, the output of comparator is caused always to be high level, but the mode of operation due to Buck circuit is DCM pattern, if this time does not still turn off NMOS tube, will generation current reflux.Solution is exactly check that comparator exports within a certain period of time, if at the end of this time, remain high level, just turns off NMOS tube.It should be noted that, the method solving reflux phenomenon is need to compromise with the method solving shutoff problem by mistake, because when LX node capacitor is excessive, if this time period in this approach has not still discharged, so will turn off, so need here to compromise to the length of this time period by mistake.
The present invention is emulated:
(1) DC characteristic Simulation: after oscillogram partial enlargement as shown in Figure 4, the imbalance simulated conditions of zero-crossing comparator: at-40 DEG C, 0 DEG C, 25 DEG C, 50 DEG C, 80 DEG C, 120 DEG C temperature, the voltage of fixing comparator one end is 0V, the voltage of the dc sweeps other end, comparator all overturns about-7.2mv, then unbalance of system voltage is-7.2mV, meets design requirement.
(2) AC characteristic Simulation: the AC characteristic of comparator mainly emulates the open-loop gain of comparator, as shown in Figure 5, at three kinds of temperature (-40 DEG C, 25 DEG C, 120 DEG C), the low-frequency gain of comparator is all about 68db, meets design requirement.
(3) TRAN characteristic Simulation: the Transient Performance Simulation of comparator mainly emulates the time-delay characteristics of comparator, as shown in Figure 6, under 2.4V, 2.7V, 3V, 3.3V, 3.6V supply voltage, the time of delay of comparator is all at about 16ns.As shown in Figure 7, comparator remains unchanged the time of delay under-40 DEG C, 25 DEG C, 120 DEG C three kinds of different temperatures substantially.
Claims (6)
1. the zero passage detection module for DC/DC, comprise zero-crossing comparator module (1), mode of operation judge module (2), prevent from turning off module (3) by mistake, prevent reflux module (4) and compromise computing module (5), it is characterized in that: the signal input part of described zero-crossing comparator module (1) is held with LX respectively, VSSS is held to connect in analog, the signal output part of described zero-crossing comparator module (1) is respectively with mode of operation judge module (2) with prevent the signal input part turning off module (3) to be connected by mistake, the described signal input part of reflux module (4) that prevents is connected with preventing the signal output part turning off module (3) by mistake, describedly prevent from turning off module (3) by mistake and be connected with the signal input part preventing the signal output part of reflux module (4) with compromise computing module (5), described compromise computing module (5) exports control signal.
2. as claimed in claim 1 for the zero passage detection module of DC/DC, it is characterized in that: described zero-crossing comparator module (1) comprises switching tube M0 ~ M15, resistance R and inverter G1, the grid of described switching tube M12 with M13 is all held with enable signal en and is connected, source class is all connected with power supply vdd terminal, described switching tube M5, the source class of M4 with M9 is all connected with analog electrical source vdda, the grid of described switching tube M5 is connected with drain electrode, the grid of described switching tube M5 also with the grid of switching tube M4, the grid of switching tube M9, the drain electrode of switching tube M12 connects, the drain electrode of described M5 is connected with the drain electrode of switching tube M11, the grid of described switching tube M11 is connected with the grid of switching tube M10, and the grid of described switching tube M10 is connected rear end with bias current ibias and is connected with drain electrode, and the source class of described switching tube M10, M11 is all held with power supply ground vssa and is connected, the drain electrode of described switching tube M4 is connected with the source class of switching tube M0, M1, M2, M3 respectively, the grid of described switching tube M3 is connected with drain electrode and is connected with the drain electrode of switching tube M1 afterwards, and the drain electrode of described switching tube M1 is also connected with the grid of switching tube M0, the drain electrode of switching tube M6, also be connected with the grid of switching tube M7 after the drain electrode of described switching tube M6 is connected with grid, the source class of described switching tube M6 is connected with holding VSSS in analog, the grid of described switching tube M2 is connected with drain electrode and is connected with the drain electrode of switching tube M0 afterwards, the drain electrode of described switching tube M0 is also connected with the grid of switching tube M1, the drain electrode of switching tube M7, the source class of described switching tube M7 is connected with the drain electrode of switching tube M15 through resistance R, the grid of described switching tube M15 is connected rear end with gn and is connected with the grid of switching tube M14, the source class of described switching tube M15 is connected with the drain electrode of switching tube M14, and the source class of described switching tube M14 is held with LX and is connected, the drain electrode of described switching tube M7 is also connected with the grid of switching tube M8, and the source class of described switching tube M8 is held with power supply ground vssa and is connected, and the drain electrode of described switching tube M8 exports comparison signal through inverter G1 after being connected with the drain electrode of the drain electrode of switching tube M9, switching tube M13.
3. as claimed in claim 1 for the zero passage detection module of DC/DC, it is characterized in that: described mode of operation judge module (2) comprises the first d type flip flop dff1, the second d type flip flop dff2 and Count module, the d end of described first d type flip flop dff1 is connected with power supply after being connected with the en end of the second d type flip flop dff2, the clock signal terminal clk of described first d type flip flop dff1 is connected with gpfb signal, enable signal end en is connected with nzcc-out signal, and qn end is held with the d of the second d type flip flop dff2 and is connected; Clock signal terminal clk and the gpfb of described second d type flip flop dff2 connects, and qn end is connected with the signal input part of Count module, and another signal input part of described Count module is connected with gpfb, and described Count module exports and judges signal.
4. as claimed in claim 1 for the zero passage detection module of DC/DC, it is characterized in that: described in prevent turning off module (3) by mistake and comprise 3d flip-flop dff3, NAND gate N1 and inverter G2, the d end of described 3d flip-flop dff3 is connected with power supply, clk end is connected with nzcc-out signal end, enable signal end en is connected with gp signal end, qn end is connected with the signal input part of NAND gate N1, another signal input part of described NAND gate N1 is connected with gn signal end, and the signal output part of described NAND gate N1 is connected with the signal input part of inverter G2.
5. as claimed in claim 1 for the zero passage detection module of DC/DC, it is characterized in that: described in prevent reflux module (4) from comprising inverter G3 ~ G5, switching tube M16 ~ M18 and NAND gate N2, the signal input part of described inverter G5 is held with gn and is connected, signal output part respectively with switching tube M16, the grid of M17 connects, described switching tube M16, be connected with the grid of switching tube M18 after the drain electrode of M17 is connected, the source class of described switching tube M16 is connected with power supply, the source class of described switching tube M17, the source class of switching tube M18 and the equal ground connection of drain electrode, the grid of described switching tube M18 is successively by inverter G3, G4 is connected with the signal input part of NAND gate N2, another signal input part of described NAND gate N2 is connected with zcc-out signal end.
6. as claimed in claim 1 for the zero passage detection module of DC/DC, it is characterized in that: described compromise computing module (5) comprises inverter G6 and NAND gate N3, the signal input part of described NAND gate N3 with prevent from turning off module (3) by mistake and preventing the signal output part of reflux module (4) to be connected, the signal output part of described NAND gate N3 is connected with the signal input part of inverter G6, described inverter G6 output detection signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410616157.7A CN104333217B (en) | 2014-11-05 | 2014-11-05 | A kind of zero passage detection module for DC/DC |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410616157.7A CN104333217B (en) | 2014-11-05 | 2014-11-05 | A kind of zero passage detection module for DC/DC |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104333217A true CN104333217A (en) | 2015-02-04 |
| CN104333217B CN104333217B (en) | 2017-07-14 |
Family
ID=52407890
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410616157.7A Expired - Fee Related CN104333217B (en) | 2014-11-05 | 2014-11-05 | A kind of zero passage detection module for DC/DC |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104333217B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108768363A (en) * | 2018-08-24 | 2018-11-06 | 上海艾为电子技术股份有限公司 | A kind of tri-state Zero-cross comparator circuit and power management chip |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201054853Y (en) * | 2007-05-18 | 2008-04-30 | 环球迈特照明电子有限公司 | A voltage detection voltage reduction inductance current over-zero circuit based on voltage reduction inductance |
| US20110291632A1 (en) * | 2010-05-26 | 2011-12-01 | Samsung Electronics Co., Ltd. | Power Converters Including Zero-Current Detectors And Methods Of Power Conversion |
| CN204168135U (en) * | 2014-11-05 | 2015-02-18 | 遵义师范学院 | A kind of zero passage detection module |
-
2014
- 2014-11-05 CN CN201410616157.7A patent/CN104333217B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201054853Y (en) * | 2007-05-18 | 2008-04-30 | 环球迈特照明电子有限公司 | A voltage detection voltage reduction inductance current over-zero circuit based on voltage reduction inductance |
| US20110291632A1 (en) * | 2010-05-26 | 2011-12-01 | Samsung Electronics Co., Ltd. | Power Converters Including Zero-Current Detectors And Methods Of Power Conversion |
| CN204168135U (en) * | 2014-11-05 | 2015-02-18 | 遵义师范学院 | A kind of zero passage detection module |
Non-Patent Citations (1)
| Title |
|---|
| 耿翔等: ""一种过零检测电路的设计"", 《四川省电子学会半导体与集成技术专委2009年度学术年会论文集》 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108768363A (en) * | 2018-08-24 | 2018-11-06 | 上海艾为电子技术股份有限公司 | A kind of tri-state Zero-cross comparator circuit and power management chip |
| CN108768363B (en) * | 2018-08-24 | 2023-09-29 | 上海艾为电子技术股份有限公司 | Tristate zero-crossing comparison circuit and power management chip |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104333217B (en) | 2017-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102130666B (en) | Duty ratio regulation circuit and method | |
| US9559592B2 (en) | Synchronous rectifier timer for discontinuous mode DC/DC converter | |
| CN103677047B (en) | LDO fast start circuit | |
| CN107835006A (en) | Low-power consumption electrification reset power-off reset circuit | |
| CN105356561B (en) | Double-battery charge discharge system and method | |
| CN105099184B (en) | A kind of underload switch power supply chip | |
| CN105811761A (en) | Current sampling circuit and boost circuit integrated with current sampling circuit | |
| CN203482089U (en) | Current limiting circuit | |
| CN105530002A (en) | Clock generation device and automatic checking circuit control module | |
| CN109756215A (en) | A kind of multifunction switch controller and changeable method | |
| CN105375764A (en) | Switch tube control circuit | |
| CN201928185U (en) | Digital control soft-start circuit of switch power integrated circuit | |
| TW200627340A (en) | Display apparatus | |
| CN204168135U (en) | A kind of zero passage detection module | |
| CN107147286A (en) | Current over-zero detection method, circuit and the control method of Switching Power Supply inductance | |
| CN103490396A (en) | Current limiting circuit | |
| CN206948183U (en) | The current over-zero detection circuit of Switching Power Supply inductance | |
| US20170288660A1 (en) | Ultra-Low Quiescent Current Multi-Function Switching Circuit and Method for Connecting a Voltage Source to an Output Load with Deep Sleep Capability | |
| CN207926553U (en) | A kind of multifunction switch controller | |
| CN203883674U (en) | Light-load switching power supply chip | |
| CN104135270A (en) | High pulse output circuit and equipment using high pulse output circuit | |
| CN104333217A (en) | Zero-cross detection module for DC/DC (Direct Current/Direct Current) | |
| CN201957000U (en) | Circuit for detecting clock frequency | |
| CN103208862A (en) | Timing control circuit for switching capacitor dynamic switch and control method thereof | |
| CN201541247U (en) | Power-on reset device of integrated circuit chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170714 Termination date: 20171105 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |