CN104320111A - Clock source automatic management circuit - Google Patents
Clock source automatic management circuit Download PDFInfo
- Publication number
- CN104320111A CN104320111A CN201410496719.9A CN201410496719A CN104320111A CN 104320111 A CN104320111 A CN 104320111A CN 201410496719 A CN201410496719 A CN 201410496719A CN 104320111 A CN104320111 A CN 104320111A
- Authority
- CN
- China
- Prior art keywords
- oscillator
- oscillation
- signal
- crystal oscillator
- oscillatory regime
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Oscillators With Electromechanical Resonators (AREA)
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
Abstract
The invention relates a clock source automatic management circuit. The clock source automatic management circuit comprises a crystal oscillator, a RC oscillator, a clock selection module for outputting a clock signal, a RC delayer provided with delay time and used for providing a delay signal, a delay monitoring module provided with oscillation stop delay time and used for providing an oscillator stop delay time signal, an oscillation judgment management module, an oscillation state register stored with oscillation state information and used for providing an oscillator state signal according to the oscillation state information, and a power-up control module for supplying power for the crystal oscillator or the RC oscillator according to the oscillation state signal. The clock source automatic management circuit automatically selects the crystal oscillator or the RC oscillator to output the oscillation signal; and the clock selection module outputs the oscillation signal as the clock signal. The problem of automatically performing clock source switching is solved by using the clock source automatic management circuit provided by the invention, the circuit is compact in structure, clear in function, convenient to transplant, and good in processing compatibility.
Description
Technical field
The present invention relates to a kind of circuit that clock source is provided, especially a kind of automatic management circuit of clock source being applicable to fuze control special circuit.
Background technology
What require along with informationization improves constantly, electronic technology is used in fuse structure more and more, fuse is made to be main develop into based on contactless electronic fuse by Mechanized Type Fuse gradually, the control special circuit designed for realizing fuze function becomes the control core unit of fuse, makes the function and application of fuse more and more effectively, flexibly.
Fuze control application-specific integrated circuit (ASIC) is because have the features such as small size, low-power consumption, high reliability, not only can be used as the timing self-destruction control device of high time precision, high reliability, also can be used as the control core of electronic fuse, realize the target acquisition of fuse, logical process, target attack, timing self-destruction and from functions such as anergies.Adopting and controlling application-specific integrated circuit (ASIC) is the best method realizing long delay time fuze function.Time of delay is determined by clock signal frequency of oscillation and frequency division progression.Equally, according to time of delay and stepping needs, the timing circuit of different clock frequencies and frequency division multiple can also be designed, thus meet the needs of fuse various different timing time.
Analyze from fuse environment for use, fuze control integrated circuit has the requirement of following several respects, because timing may be very long, all likely, and the limited electrical power of equipment, so just requires one to be that power consumption is low for several days or some months, two is that timing accuracy wants high, otherwise through drift for a long time, accumulated error is increasing, causes function discreteness too large and cannot use.In addition the environment that fuse uses varies, and a wherein very special aspect wants to bear high overload.If ammunition is by the effect of inertia force in thorax, goes out thorax and transship instantaneously and reach 8000-15000g.If for the fuse of penetration ammunition, need in the course of the work to bear higher overload, even may reach 30000-50000g.Standing in the breach affected is in such a case exactly clock source, and high accuracy, low-power consumption and resistance to high overload are the subject matter faced.Therefore the technology that fuze control integrated circuit is most crucial is exactly the design of clock source itself and the management of clock source.
In integrated circuit, the realization of clock source has multiple method.RC oscillator structure is simple, and stability is high, uses flexibly, and the performance of especially bearing overload is fine, but its temperature characterisitic is not high, if will improve temperature characterisitic, must carry out temperature-compensating, increase more structure, and corresponding power consumption increases.Realize frequency division type time delay according to crystal oscillation, error is minimum, simple and reliable, timing accurately height, but crystal oscillator is due to the limited reliability of quartz of inside own, can cause damage, affect function time serious under impact and certain overload and Vibration Condition.
As the patent " a kind of clock generation circuit " that the patent No. is 200820157771.1, its design comprises reference circuit, charging and discharging currents produces circuit, discharge and recharge clock generation circuit, reference voltage circuit.This patent can be improved clock frequency and vary with temperature large problem, but the complicated structure of this patent, inside a lot of transistor and electronics, inevitably bring larger power consumption, be mainly used in electric energy metrical field, be not suitable for low-power consumption fuze control circuit.
The patent No. is the patent " Full-digital temperature-compensating chip oscillator monolithic integrated block " of 200320111039.8, it is mainly used in the design oscillator in communication field, be made up of temperature sensor, ad/da converter, memory, serioparallel exchange and controller, buffer, digital filter, frequency divider, pressurizer, varactor, crystal resonator etc., it converts variations in temperature to change in voltage by digital circuit, again through temperature-compensating by change in voltage automatic stabilisation crystal frequency, reach the object of temperature-compensating.Although it is good that this structure has characteristic using temperature-frequency, the advantages such as volume is little, low in energy consumption, because inside is integrated with more module, and also have this unit of AD, DA, type of modules is many and complicated, is not suitable for the requirement of fuse clock source high reliability.
On sheet, oscillator is also a kind of structure of development in recent years; processing compatibility is a subject matter; usually high-precision resistance etc. can be used; certainly also have with lsi technology compatibility; as the patent " the high accuracy on chip clock oscillator based on CMOS technology realizes " that publication number is CN202889288U; adopt frequency-voltage conversion circuit, integrating circuit, voltage controlled oscillator to form closed-loop control oscillation circuit, thus reduce the impact of process deviation.Adopt electric current automatically to trim, temperature compensated current source, ensure that good temperature characterisitic.But this structure is once processes, and frequency just determines, cannot change, need other frequency, then will redesign, cost is high.
The clock of current much single-chip microcomputer inside all has crystal oscillator and RC oscillator, or the oscillator on sheet, some is 2-3 shared pin, have plenty of and independently draw pin, no matter but which kind of situation, can only be selected one of them when a kind of applied environment, connect crystal and can only use crystal oscillation source, meet RC and can only use RC oscillation source.If have selected the oscillation source used on sheet, so outside crystal and RC vibration all can not be used again, can not change in the process used.
Above-mentioned various vibration scheme all can only meet fuse certain requirement to oscillation source, can not meet the whole requirements of fuse environment for use to its control integration circuit oscillation source.And the management that the environment for use of fuse determines different oscillation source must be carried out automatically, never can manual operation.Therefore, need design a kind of new clock source automatic management circuit, can automatically switch and provide clock source for fuse, and meeting other demands of fuse.
Summary of the invention
The object of this invention is to provide one can environmentally automatic handover oscillation source, and the automatic management circuit of high accuracy real-time clock of lower, the resistance to high overload of power consumption.
For achieving the above object, the technical solution used in the present invention is:
The automatic management circuit of a kind of clock source, comprise crystal oscillator, RC oscillator, clock signal clock selection module, be provided with delay time and the RC delayer of time delayed signal is provided, be provided with failure of oscillation delay time and the delay monitoring module of failure of oscillation delay time signal is provided, vibration judges administration module, store oscillatory regime information also provide accordingly the oscillatory regime register of oscillatory regime signal, according to described oscillatory regime signal, described crystal oscillator or described RC oscillator are powered add electric control module;
The output of described crystal oscillator, the output of described RC delayer, the output of described delay monitoring module, with described vibration, the output of described oscillatory regime register judges that the input of administration module is connected respectively, described vibration judges that administration module also has input oscillator and selects the oscillator of signal to select pin, described vibration judges that the output of administration module is connected with described oscillatory regime register, the output of described oscillatory regime register also with the input of described RC delayer, the input of described clock selection module, the described input adding electric control module is connected, the described output adding electric control module is connected with the input of described RC oscillator with the input of described crystal oscillator respectively, the output of described crystal oscillator is connected with the input of described clock selection module respectively with the output of described RC oscillator, the output of described clock selection module is the output of the described automatic management circuit of clock source,
The control method that the automatic management circuit of described clock source adopts is:
(1) crystal oscillator described in or described RC oscillator outputting oscillation signal;
1. when described oscillator selects signal effective, the automatic management circuit of described clock source enters fixing selection mode: described vibration judges that the RC oscillator described in administration module control adds electric oscillation and outputting oscillation signal, described crystal oscillator do not add electric oscillation;
2. when invalidating signal selected by described oscillator, the automatic management circuit of described clock source enters automatic selection mode: described vibration judges that the oscillatory regime register described in administration module control produces different oscillatory regime signals, and the described electric control module that adds is powered according to described oscillatory regime signal to described crystal oscillator or described RC oscillator and made its outputting oscillation signal;
I, when the automatic management circuit of described clock source powers on, described vibration judges the oscillatory regime information-reply initial value in the oscillatory regime register described in administration module control change, thus the electric control module that adds described in controlling only is powered to described crystal oscillator; Now, described RC delayer starts timing, and judges the time delayed signal described in administration module output when reaching described delay time to described vibration; In described delay time, if described crystal oscillator starting of oscillation outputting oscillation signal, then described vibration judges that administration module makes the oscillatory regime information in described oscillatory regime register remain unchanged, if failure of oscillation again after the non-starting of oscillation of described crystal oscillator or starting of oscillation, then vibration judges that administration module makes the oscillatory regime information in described oscillatory regime register change into the first state value, thus the electric control module that adds described in controlling is powered to described RC oscillator and described crystal oscillator simultaneously, described RC oscillator outputting oscillation signal;
II, after described RC oscillator powers up, described delay monitoring module starts timing, and judges the failure of oscillation time delayed signal described in administration module output when reaching described failure of oscillation delay time to described vibration; In described failure of oscillation delay time, if described crystal oscillator starting of oscillation outputting oscillation signal, then described vibration judges that administration module makes the oscillatory regime information-reply initial value in described oscillatory regime register, thus the electric control module that adds described in controlling only is powered to described crystal oscillator; In described failure of oscillation delay time, if the non-starting of oscillation of described crystal oscillator, then described vibration judges that administration module makes the oscillatory regime information in described oscillatory regime register change into the second state value, thus the electric control module that adds described in controlling only keeps power supply to described RC oscillator, stops power supply to described crystal oscillator, described RC oscillator outputting oscillation signal;
(2) described oscillator signal exports and becomes clock signal by the clock selection module described in.
Described RC oscillator comprises the six grades of inverters connected successively, is connected with rest-set flip-flop between the inverter described in the first order and the inverter described in the second level.
With described vibration, described crystal oscillator judges that administration module is connected by monostable circuit.
Described monostable circuit comprises d type flip flop, two inverters, NAND gate, high level delay circuit, low level delay circuits; The output of described crystal oscillator to be held with the cl of described d type flip flop through institute's speed inverter and is connected, reset signal is connected to an input of described NAND gate through another inverter, the output of described NAND gate is held with the R of described d type flip flop and is connected, the Q end of described d type flip flop is divided into two branch roads, article one, branch road is connected to another input of described NAND gate through described high level delay circuit, and another branch road forms its output through described low level delay circuit.
The delay time set in described RC delayer be longer than described crystal oscillator necessary Induction Peried and stabilization time sum.
Because technique scheme is used, the present invention compared with prior art has following advantages: the invention solves in the complex environment used at fuse dedicated control circuit, automatically the problem of clock source switching is carried out, the normal work of circuit not only can be ensured under the condition of high overload, and guarantee that device all adopts high-precision clock source work under the condition of extreme, ensure that the precision of timing.Structure of the present invention is simple and direct, definite functions, and it is convenient to transplant, and processing compatibility is good, is the clock source being most appropriate to fuse dedicated control circuit at present.
Accompanying drawing explanation
Accompanying drawing 1 is the theory diagram of the automatic management circuit of clock source of the present invention.
Accompanying drawing 2 is the structural representation of the RC oscillator of the automatic management circuit of clock source of the present invention.
Accompanying drawing 3 is the structural representation of the monostable circuit of the automatic management circuit of clock source of the present invention.
Accompanying drawing 4 is a waveform schematic diagram put in the monostable circuit of the automatic management circuit of clock source of the present invention.
Embodiment
Below in conjunction with embodiment shown in the drawings, the invention will be further described.
Embodiment one: shown in accompanying drawing 1.Be applied to the automatic management circuit of clock source in fuze control special circuit, comprise crystal oscillator, RC oscillator, clock selection module, RC delayer, delay monitoring module, vibration judge administration module, oscillatory regime register, add electric control module.Wherein, clock selection module is used for clock signal; Be provided with delay time in RC delayer and time delayed signal is provided; Be provided with failure of oscillation delay time in delay monitoring module and failure of oscillation delay time signal is provided; Store oscillatory regime information in oscillatory regime register and oscillatory regime signal is provided accordingly; Add electric control module to power to crystal oscillator or RC oscillator according to oscillatory regime signal.
Concrete, with vibration, the output of the output of crystal oscillator, the output of RC delayer, delay monitoring module, the output of oscillatory regime register judge that the input of administration module is connected respectively; Vibration judges that administration module also has input oscillator and selects the oscillator of signal to select pin; Vibration judges that the output of administration module is connected with oscillatory regime register.The output of oscillatory regime register is also connected with the input of the input of RC delayer, clock selection module, the input that adds electric control module.The output adding electric control module is connected with the input of RC oscillator with the input of crystal oscillator respectively.The output of crystal oscillator is connected with the input of clock selection module respectively with the output of RC oscillator, and the output of clock selection module is the output of the automatic management circuit of clock source.
Wherein, RC oscillator comprises the six grades of inverters connected successively, is connected with rest-set flip-flop, as shown in Figure 2 between first order inverter and second level inverter.With vibration, crystal oscillator judges that administration module is connected by monostable circuit.As shown in accompanying drawing 3 and accompanying drawing 4, monostable circuit comprises d type flip flop, two inverters, NAND gate, high level delay circuit delay1(time delay 10 μ about s), low level delay circuit delay2(time delay 90 μ about s); The output of crystal oscillator to be held with the cl of d type flip flop through institute's speed inverter and is connected, reset signal is connected to an input of NAND gate through another inverter, the output of NAND gate is held with the R of d type flip flop and is connected, the Q end of d type flip flop is divided into two branch roads, article one, branch road is connected to another input of NAND gate through high level delay circuit delay1, and another branch road forms its output through low level delay circuit delay2.
The control method that the automatic management circuit of clock source adopts is summarised as: first, crystal oscillator or RC oscillator outputting oscillation signal; Then, oscillator signal exports and becomes clock signal by clock selection module.
Wherein, " crystal oscillator or RC oscillator outputting oscillation signal " comprises two kinds of situations: oscillator selects signal effectively and oscillator selection invalidating signal.
When oscillator selects signal effective (being high level), the automatic management circuit of clock source enters fixing selection mode.Under this fixing selection mode, vibration judges that administration module makes the STOP end of crystal oscillator as high level, so crystal oscillator does not add electric oscillation, and makes the control end of RC oscillator also be high level, so RC oscillator adds electric oscillation and outputting oscillation signal.
And when invalidating signal selected by oscillator, the automatic management circuit of clock source enters automatic selection mode.Under this automatic selection mode, vibration judges that administration module controls oscillatory regime register and produces different oscillatory regime signals, adds electric control module and powers according to oscillatory regime signal to crystal oscillator or RC oscillator and make its outputting oscillation signal.
Concrete, when the automatic management circuit of clock source powers on, vibration judges that the reset signal that the electrify restoration circuit in administration module produces controls to change the oscillatory regime information-reply initial value 00 in oscillatory regime register, now, control adds electric control module and only powers to crystal oscillator, prepare starting of oscillation, and RC oscillator does not power up.While powering up to crystal oscillator, RC delayer starts timing.Be provided with in RC delayer the necessary Induction Peried of being longer than crystal oscillator and stabilization time sum delay time (such as 300ms), this delay time can be adjusted by outside RC network.When reaching delay time, to vibration, RC delayer judges that administration module exports the time delayed signal of a rising edge.In delay time, if crystal oscillator starting of oscillation outputting oscillation signal, then first it produce a high level by monostable circuit, if the DC level signal that monostable circuit produces detected during rising edge, show crystal oscillator starting of oscillation, crystal nonoscillatory is designated 0, and vibration judges that administration module makes the oscillatory regime information in oscillatory regime register keep 00 constant, then add electric control module still only to power to crystal oscillator and make its outputting oscillation signal, and RC oscillator does not power up.Now, clock selection module selects the oscillator signal of crystal oscillator output as clock signal.
If failure of oscillation again after the non-starting of oscillation of crystal oscillator or starting of oscillation, then vibration judges that administration module makes the oscillatory regime information in oscillatory regime register change into the first state value 01, thus control to power to RC oscillator and crystal oscillator while of adding electric control module, now clock selection module selects the oscillator signal of RC oscillator output as clock signal.
When RC oscillator powers up, delay monitoring module starts timing.Failure of oscillation delay time is set with, as 10s in delay monitoring module.When reaching failure of oscillation delay time, to vibration, delay monitoring module judges that administration module exports failure of oscillation time delayed signal.
In failure of oscillation delay time, if crystal oscillator starting of oscillation, then it exports a rising edge and outputting oscillation signal by monostable circuit, then 10sec starting of oscillation is designated 1, vibration judges that administration module makes the oscillatory regime information in oscillatory regime register reply initial value 00 by the first state value 01, thus control to add electric control module and only power to crystal oscillator, close RC oscillator.In failure of oscillation delay time, if the non-starting of oscillation of crystal oscillator, then vibration judges that administration module makes the oscillatory regime information in oscillatory regime register change into the second state value 11 by the first state value 01, and this state of unconditional maintenance, thus control to add electric control module and only forever keep power supply to RC oscillator, and forever to stop power supply to crystal oscillator.The oscillator signal that clock selection module selects RC oscillator to export is as clock signal.
The present invention adopts bimodulus oscillating structure, and namely adopt crystal oscillator and RC oscillator, capacitance-resistance is external, and the frequency of oscillation in the design is all for 32768Hz, and other frequencies are similar certainly simultaneously.The oscillating structure of crystal oscillator adopts common structure, is namely made up of with two inputs being connected crystal a crystal oscillation control end.Crystal oscillation control end is when low level, and oscillator adds electric oscillation; Be high level at control end, oscillator does not power up, and exports as low level.This structure is in use stablized, and element is few.RC oscillator be the two-stage inverter of routine is added electric capacity formed positive feedback change into six grades of inverters add electric capacity formed positive feedback, so the multiplication factor of feedback network is much bigger; In addition, also add rest-set flip-flop, improve reversal rate.RC pierce circuit advantage: because number of stages of amplification is many, circuit starting of oscillation speed is fast, and starting of oscillation is reliable.In addition, because band rest-set flip-flop makes circuit at middle magnifying state, the process time of NMOS tube and PMOS conducting is simultaneously very short, so static current of lcd during circuit starting of oscillation is little.Certainly because the progression of circuit is many, in feedback network, limit is many, and higher harmonic components is many, so this circuit is only suitable for making low-frequency oscillator.If circuit of the present invention is used as generation high-frequency circuit, the structure of so corresponding RC oscillator needs to change.
In monostable circuit, high level time delay 10 μ about s, low level time delay 90 μ about s, between 2 to 3 times that are equivalent to cycle of oscillation, if like this 3 cycles of clock failure of oscillation time, then there is low level in monostable stationary state.Because this circuit have employed many asynchronous sequencing control, interference protection measure will be noted to the crystal oscillation identification burst of clocking, namely unaffected to the interference of burr generation, in circuit design, these id signals adopt d type flip flop to latch, to ensure the clean of id signal.In order to ensure circuit reliably working under the clock environment of complexity, during circuit design, want blockade and the relieving of attention.When monostable circuit designs, prevent the burr on exporting, due to the latch effect of register, the burr of high level delay circuit delay1 is harmless; And the burr of low level delay circuit delay2 is dangerous, the burr produced by the low level delay circuit delay2 adopting Schmidt's structure to eliminate low level delay circuit delay2.
The automatic management circuit of this clock source adopts two crystal automatically switched and RC oscillator structure, and it is convenient to build; The state of monostable configuration to vibration judges automatically; Adopt the elimination postponing to carry out burr, erroneous judgement can be avoided.
Above-described embodiment, only for technical conceive of the present invention and feature are described, its object is to person skilled in the art can be understood content of the present invention and implement according to this, can not limit the scope of the invention with this.All equivalences done according to Spirit Essence of the present invention change or modify, and all should be encompassed within protection scope of the present invention.
Claims (5)
1. the automatic management circuit of clock source, is characterized in that: it comprise crystal oscillator, RC oscillator, clock signal clock selection module, be provided with delay time and the RC delayer of time delayed signal is provided, be provided with failure of oscillation delay time and the delay monitoring module of failure of oscillation delay time signal is provided, vibration judges administration module, store oscillatory regime information also provide accordingly the oscillatory regime register of oscillatory regime signal, according to described oscillatory regime signal, described crystal oscillator or described RC oscillator are powered add electric control module;
The output of described crystal oscillator, the output of described RC delayer, the output of described delay monitoring module, with described vibration, the output of described oscillatory regime register judges that the input of administration module is connected respectively, described vibration judges that administration module also has input oscillator and selects the oscillator of signal to select pin, described vibration judges that the output of administration module is connected with described oscillatory regime register, the output of described oscillatory regime register also with the input of described RC delayer, the input of described clock selection module, the described input adding electric control module is connected, the described output adding electric control module is connected with the input of described RC oscillator with the input of described crystal oscillator respectively, the output of described crystal oscillator is connected with the input of described clock selection module respectively with the output of described RC oscillator, the output of described clock selection module is the output of the described automatic management circuit of clock source,
The control method that the automatic management circuit of described clock source adopts is:
(1) crystal oscillator described in or described RC oscillator outputting oscillation signal;
1. when described oscillator selects signal effective, the automatic management circuit of described clock source enters fixing selection mode: described vibration judges that the RC oscillator described in administration module control adds electric oscillation and outputting oscillation signal, described crystal oscillator do not add electric oscillation;
2. when invalidating signal selected by described oscillator, the automatic management circuit of described clock source enters automatic selection mode: described vibration judges that the oscillatory regime register described in administration module control produces different oscillatory regime signals, and the described electric control module that adds is powered according to described oscillatory regime signal to described crystal oscillator or described RC oscillator and made its outputting oscillation signal;
I, when the automatic management circuit of described clock source powers on, described vibration judges the oscillatory regime information-reply initial value in the oscillatory regime register described in administration module control change, thus the electric control module that adds described in controlling only is powered to described crystal oscillator; Now, described RC delayer starts timing, and judges the time delayed signal described in administration module output when reaching described delay time to described vibration; In described delay time, if described crystal oscillator starting of oscillation outputting oscillation signal, then described vibration judges that administration module makes the oscillatory regime information in described oscillatory regime register remain unchanged, if failure of oscillation again after the non-starting of oscillation of described crystal oscillator or starting of oscillation, then vibration judges that administration module makes the oscillatory regime information in described oscillatory regime register change into the first state value, thus the electric control module that adds described in controlling is powered to described RC oscillator and described crystal oscillator simultaneously, described RC oscillator outputting oscillation signal;
II, after described RC oscillator powers up, described delay monitoring module starts timing, and judges the failure of oscillation time delayed signal described in administration module output when reaching described failure of oscillation delay time to described vibration; In described failure of oscillation delay time, if described crystal oscillator starting of oscillation outputting oscillation signal, then described vibration judges that administration module makes the oscillatory regime information-reply initial value in described oscillatory regime register, thus the electric control module that adds described in controlling only is powered to described crystal oscillator; In described failure of oscillation delay time, if the non-starting of oscillation of described crystal oscillator, then described vibration judges that administration module makes the oscillatory regime information in described oscillatory regime register change into the second state value, thus the electric control module that adds described in controlling only keeps power supply to described RC oscillator, stops power supply to described crystal oscillator, described RC oscillator outputting oscillation signal;
(2) described oscillator signal exports and becomes clock signal by the clock selection module described in.
2. the automatic management circuit of clock source according to claim 1, is characterized in that: described RC oscillator comprises the six grades of inverters connected successively, is connected with rest-set flip-flop between the inverter described in the first order and the inverter described in the second level.
3. the automatic management circuit of clock source according to claim 1, is characterized in that: with described vibration, described crystal oscillator judges that administration module is connected by monostable circuit.
4. the automatic management circuit of clock source according to claim 3, is characterized in that: described monostable circuit comprises d type flip flop, two inverters, NAND gate, high level delay circuit, low level delay circuits; The output of described crystal oscillator to be held with the cl of described d type flip flop through institute's speed inverter and is connected, reset signal is connected to an input of described NAND gate through another inverter, the output of described NAND gate is held with the R of described d type flip flop and is connected, the Q end of described d type flip flop is divided into two branch roads, article one, branch road is connected to another input of described NAND gate through described high level delay circuit, and another branch road forms its output through described low level delay circuit.
5. the automatic management circuit of clock source according to claim 1, is characterized in that: the delay time set in described RC delayer be longer than described crystal oscillator necessary Induction Peried and stabilization time sum.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410496719.9A CN104320111B (en) | 2014-09-25 | 2014-09-25 | Clock source automatic management circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410496719.9A CN104320111B (en) | 2014-09-25 | 2014-09-25 | Clock source automatic management circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104320111A true CN104320111A (en) | 2015-01-28 |
| CN104320111B CN104320111B (en) | 2017-05-17 |
Family
ID=52375308
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410496719.9A Active CN104320111B (en) | 2014-09-25 | 2014-09-25 | Clock source automatic management circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104320111B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106067762A (en) * | 2016-06-15 | 2016-11-02 | 泰凌微电子（上海）有限公司 | The crystal-oscillator circuit of fast start-up |
| CN106253882A (en) * | 2016-10-12 | 2016-12-21 | 成都卓创科微电子有限公司 | The wide scope time delay circuit of band model handoff functionality |
| CN106603045A (en) * | 2016-12-16 | 2017-04-26 | 中国电子科技集团公司第五十四研究所 | Clock transmission switching and quick stop/restart circuit |
| CN107066250A (en) * | 2017-01-05 | 2017-08-18 | 珠海格力电器股份有限公司 | Power control circuit, electric equipment and power consumption control method |
| CN107743682A (en) * | 2015-06-18 | 2018-02-27 | 密克罗奇普技术公司 | Extremely low power crystal oscillator with adaptive self-starting |
| CN107947764A (en) * | 2017-12-13 | 2018-04-20 | 中国科学院微电子研究所 | A kind of COMS pierce circuits |
| CN112100120A (en) * | 2020-09-14 | 2020-12-18 | 上海艾为电子技术股份有限公司 | SOC chip and power-on control method thereof |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5369377A (en) * | 1993-10-13 | 1994-11-29 | Zilog, Inc. | Circuit for automatically detecting off-chip, crystal or on-chip, RC oscillator option |
| US6157265A (en) * | 1998-10-30 | 2000-12-05 | Fairchild Semiconductor Corporation | Programmable multi-scheme clocking circuit |
| CN2650392Y (en) * | 2003-10-16 | 2004-10-20 | 张连琴 | Full-digital temperature-compensating chip oscillator monolithic integrated block |
| CN201340440Y (en) * | 2008-12-25 | 2009-11-04 | 上海贝岭股份有限公司 | Clock generating circuit |
| CN202889288U (en) * | 2012-09-14 | 2013-04-17 | 苏州锐控微电子有限公司 | High-precision on-chip clock oscillator realized based on CMOS technology |
-
2014
- 2014-09-25 CN CN201410496719.9A patent/CN104320111B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5369377A (en) * | 1993-10-13 | 1994-11-29 | Zilog, Inc. | Circuit for automatically detecting off-chip, crystal or on-chip, RC oscillator option |
| US6157265A (en) * | 1998-10-30 | 2000-12-05 | Fairchild Semiconductor Corporation | Programmable multi-scheme clocking circuit |
| CN2650392Y (en) * | 2003-10-16 | 2004-10-20 | 张连琴 | Full-digital temperature-compensating chip oscillator monolithic integrated block |
| CN201340440Y (en) * | 2008-12-25 | 2009-11-04 | 上海贝岭股份有限公司 | Clock generating circuit |
| CN202889288U (en) * | 2012-09-14 | 2013-04-17 | 苏州锐控微电子有限公司 | High-precision on-chip clock oscillator realized based on CMOS technology |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107743682A (en) * | 2015-06-18 | 2018-02-27 | 密克罗奇普技术公司 | Extremely low power crystal oscillator with adaptive self-starting |
| CN106067762A (en) * | 2016-06-15 | 2016-11-02 | 泰凌微电子（上海）有限公司 | The crystal-oscillator circuit of fast start-up |
| CN106067762B (en) * | 2016-06-15 | 2019-06-28 | 泰凌微电子（上海）有限公司 | The crystal-oscillator circuit of fast start-up |
| CN106253882A (en) * | 2016-10-12 | 2016-12-21 | 成都卓创科微电子有限公司 | The wide scope time delay circuit of band model handoff functionality |
| CN106253882B (en) * | 2016-10-12 | 2023-06-27 | 江阴元灵芯旷微电子技术有限公司 | Wide range time delay circuit with mode switching function |
| CN106603045A (en) * | 2016-12-16 | 2017-04-26 | 中国电子科技集团公司第五十四研究所 | Clock transmission switching and quick stop/restart circuit |
| CN107066250A (en) * | 2017-01-05 | 2017-08-18 | 珠海格力电器股份有限公司 | Power control circuit, electric equipment and power consumption control method |
| CN107947764A (en) * | 2017-12-13 | 2018-04-20 | 中国科学院微电子研究所 | A kind of COMS pierce circuits |
| CN107947764B (en) * | 2017-12-13 | 2021-05-07 | 中国科学院微电子研究所 | COMS oscillator circuit |
| CN112100120A (en) * | 2020-09-14 | 2020-12-18 | 上海艾为电子技术股份有限公司 | SOC chip and power-on control method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104320111B (en) | 2017-05-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104320111A (en) | Clock source automatic management circuit | |
| US9116184B2 (en) | System and method for verifying the operating frequency of digital control circuitry | |
| CN101562393B (en) | Secondary startup control circuit and switching power supply | |
| CN102122943A (en) | Low-power consumption time delay programmable power-on resetting method and circuit | |
| CN105404374A (en) | In-chip reset system and reset method for system-on-chip chip | |
| CN103701437B (en) | A kind of clock generator be integrated in power electronic chip | |
| CN107678532A (en) | A kind of low-power dissipation SOC wake module and low-power dissipation SOC | |
| CN107294506A (en) | Crystal-oscillator circuit | |
| CN102573156B (en) | System On Chip (SOC) chip special for electromagnetic induction heating controller | |
| CN102055449A (en) | Low power-consumption time-delay controllable POR (power on reset) method and circuit | |
| CN105680852A (en) | Chip internal clock generation and difference detection method and circuit | |
| CN201479095U (en) | Startup and shutdown circuit | |
| CN208063178U (en) | A kind of NBTI delayed senescences monitoring system towards phaselocked loop | |
| CN201966880U (en) | Low power dissipation time-delay controllable power on reset circuit | |
| CN102538602B (en) | Method and device for oscillation delay of electronic detonator | |
| CN109669524A (en) | The electrification reset circuit of chip | |
| CN105527560A (en) | Chip difference monitoring method and monitoring circuit | |
| CN103166572A (en) | Vibration acceleration method of oscillator, vibration acceleration unit and oscillator | |
| US11848644B2 (en) | Resistor-capacitor oscillation circuit | |
| CN107645288A (en) | For producing electronic circuit, method and the electronic installation of pulse | |
| CN106134084B (en) | Current-mode clock distribution | |
| CN201937561U (en) | Low power consumption delay programmable power on reset (POR) circuit | |
| CN103413567B (en) | Reference voltage provides circuit | |
| CN203722608U (en) | High-precision high-frequency ring oscillator circuit | |
| Yau et al. | An efficient all-digital phase-locked loop with input fault detection |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20180813 Address after: 233030 2016 Tang He road, Bengbu, Anhui Patentee after: Huadong Photoelectric Integrated Device Research Institute Address before: 215163 No. 89 Longshan Road, hi tech Zone, Suzhou, Jiangsu Patentee before: China North Industries Group Corporation No.214 Research Institute Suzhou R&D Center |