CN103995686B - 控制非易失性存储器通道的系统及方法 - Google Patents

控制非易失性存储器通道的系统及方法 Download PDF

Info

Publication number
CN103995686B
CN103995686B CN201410027208.2A CN201410027208A CN103995686B CN 103995686 B CN103995686 B CN 103995686B CN 201410027208 A CN201410027208 A CN 201410027208A CN 103995686 B CN103995686 B CN 103995686B
Authority
CN
China
Prior art keywords
volatile memory
interface
control
block
memory devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410027208.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN103995686A (zh
Inventor
C·布瑞维尔
E·T·科辰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LSI Corp
Original Assignee
LSI Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LSI Corp filed Critical LSI Corp
Priority to CN201910482476.6A priority Critical patent/CN110134442A/zh
Publication of CN103995686A publication Critical patent/CN103995686A/zh
Application granted granted Critical
Publication of CN103995686B publication Critical patent/CN103995686B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0613—Improving I/O performance in relation to throughput
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1694—Configuration of memory controller to different memory types
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0683—Plurality of storage devices
    • G06F3/0688—Non-volatile semiconductor memory arrays
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Human Computer Interaction (AREA)
  • Read Only Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Microcomputers (AREA)
  • Memory System (AREA)
  • Advance Control (AREA)
CN201410027208.2A 2013-02-15 2014-01-21 控制非易失性存储器通道的系统及方法 Expired - Fee Related CN103995686B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910482476.6A CN110134442A (zh) 2013-02-15 2014-01-21 控制非易失性存储器通道的系统及方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/768,215 2013-02-15
US13/768,215 US9081666B2 (en) 2013-02-15 2013-02-15 Non-volatile memory channel control using a general purpose programmable processor in combination with a low level programmable sequencer

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201910482476.6A Division CN110134442A (zh) 2013-02-15 2014-01-21 控制非易失性存储器通道的系统及方法

Publications (2)

Publication Number Publication Date
CN103995686A CN103995686A (zh) 2014-08-20
CN103995686B true CN103995686B (zh) 2019-06-28

Family

ID=50097556

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201410027208.2A Expired - Fee Related CN103995686B (zh) 2013-02-15 2014-01-21 控制非易失性存储器通道的系统及方法
CN201910482476.6A Pending CN110134442A (zh) 2013-02-15 2014-01-21 控制非易失性存储器通道的系统及方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201910482476.6A Pending CN110134442A (zh) 2013-02-15 2014-01-21 控制非易失性存储器通道的系统及方法

Country Status (6)

Country Link
US (2) US9081666B2 (enExample)
EP (1) EP2767899A3 (enExample)
JP (1) JP6577166B2 (enExample)
KR (1) KR102170644B1 (enExample)
CN (2) CN103995686B (enExample)
TW (1) TWI633433B (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102081588B1 (ko) * 2013-08-08 2020-02-26 삼성전자 주식회사 Ecc 디코더의 동작 방법 및 그것을 포함하는 메모리 컨트롤러
JP2017531856A (ja) * 2014-10-03 2017-10-26 エイジェンシー・フォー・サイエンス，テクノロジー・アンド・リサーチ アクティブストレージユニットおよびアレイ
US20160179388A1 (en) * 2014-12-18 2016-06-23 CNEXLABS, Inc. Method and apparatus for providing programmable nvm interface using sequencers
US20170046102A1 (en) * 2015-08-14 2017-02-16 Marvell World Trade Ltd. Flexible interface for nand flash memory
US10175902B2 (en) * 2016-06-27 2019-01-08 Micron Technology, Inc.. Managing host communication with a regulator in a low power mode
SG11201900499SA (en) * 2016-07-29 2019-02-27 Razer Asia Pacific Pte Ltd Interface devices, methods for controlling an interface device, and computer-readable media
WO2018039855A1 (zh) * 2016-08-29 2018-03-08 华为技术有限公司 内存装置、内存控制器、数据缓存装置及计算机系统
US10261876B2 (en) 2016-11-08 2019-04-16 Micron Technology, Inc. Memory management
US10430085B2 (en) * 2016-11-08 2019-10-01 Micron Technology, Inc. Memory operations on data
US10628049B2 (en) 2017-07-12 2020-04-21 Sandisk Technologies Llc Systems and methods for on-die control of memory command, timing, and/or control signals
JP2020046918A (ja) 2018-09-19 2020-03-26 キオクシア株式会社 記憶装置及び制御方法
CN110383232B (zh) * 2019-05-05 2021-03-23 长江存储科技有限责任公司 具有序列处理单元的存储器控制系统
EP3751572B1 (en) * 2019-06-13 2021-12-01 Melexis Technologies NV Memory device
KR102678472B1 (ko) 2019-07-17 2024-06-27 삼성전자주식회사 메모리 컨트롤러 및 이를 포함하는 저장 장치
US11249674B2 (en) * 2020-06-03 2022-02-15 Innogrit Technologies Co., Ltd. Electrical mirroring by NAND flash controller
DE102020207616A1 (de) * 2020-06-19 2021-12-23 Robert Bosch Gesellschaft mit beschränkter Haftung Verfahren zum Betreiben einer Recheneinheit
US11755208B2 (en) 2021-10-12 2023-09-12 Western Digital Technologies, Inc. Hybrid memory management of non-volatile memory (NVM) devices for use with recurrent neural networks
US11893244B2 (en) 2021-10-12 2024-02-06 Western Digital Technologies, Inc. Hybrid memory management of non-volatile memory (NVM) devices for use with recurrent neural networks
CN118284883A (zh) * 2021-11-22 2024-07-02 拉姆伯斯公司 使用缓冲器结构和信令记录动态随机存取存储器（dram）的突发错误信息
KR102643031B1 (ko) * 2023-09-07 2024-03-04 주식회사 잇다반도체 프로그램 가능 시퀀서와 이를 이용한 시스템 온 칩 장치

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6336174B1 (en) * 1999-08-09 2002-01-01 Maxtor Corporation Hardware assisted memory backup system and method
US20060133160A1 (en) * 2004-12-07 2006-06-22 Hewlett-Packard Development Company, L.P. Bufferless writing of data to memory
TW200743957A (en) * 2006-05-16 2007-12-01 Ite Tech Inc Control device and control method for memory
CN101361038A (zh) * 2005-11-28 2009-02-04 爱特梅尔公司 用于基于微控制器的闪存数字控制器系统的命令解码器
CN102103566A (zh) * 2009-12-18 2011-06-22 Nxp股份有限公司 闪存存储器接口

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU5442494A (en) 1992-10-13 1994-05-09 Compaq Computer Corporation Disk array controller having advanced internal bus protocol
US5448709A (en) 1992-10-13 1995-09-05 Compaq Computer Corporation Disk array controller having command descriptor blocks utilized by bus master and bus slave for respectively performing data transfer operations
US5918242A (en) * 1994-03-14 1999-06-29 International Business Machines Corporation General-purpose customizable memory controller
US5721860A (en) * 1994-05-24 1998-02-24 Intel Corporation Memory controller for independently supporting synchronous and asynchronous DRAM memories
US6505282B1 (en) * 1994-11-30 2003-01-07 Intel Corporation Method and apparatus for determining memory types of a multi-type memory subsystem where memory of the different types are accessed using column control signals with different timing characteristics
US5719880A (en) * 1996-09-20 1998-02-17 Texas Instruments Incorporated, A Delaware Corporation On-chip operation for memories
US6668308B2 (en) * 2000-06-10 2003-12-23 Hewlett-Packard Development Company, L.P. Scalable architecture based on single-chip multiprocessing
JP2002007200A (ja) * 2000-06-16 2002-01-11 Nec Corp メモリ制御装置及び動作切替方法並びにインターフェース装置、半導体集積チップ、記録媒体
DE10031223A1 (de) * 2000-06-27 2002-01-10 Philips Corp Intellectual Pty Mikrocontroller
JP4722305B2 (ja) * 2001-02-27 2011-07-13 富士通セミコンダクター株式会社 メモリシステム
JP2003131940A (ja) * 2001-10-25 2003-05-09 Hitachi Ltd メモリコントローラ装置
JP3756818B2 (ja) * 2002-01-09 2006-03-15 株式会社メガチップス メモリ制御回路および制御システム
US20040054864A1 (en) * 2002-09-13 2004-03-18 Jameson Neil Andrew Memory controller
US7277995B2 (en) * 2003-10-29 2007-10-02 Dot Hill Systems Corporation Storage controller and method for performing host access control in the host interface adapter
JP4357331B2 (ja) * 2004-03-24 2009-11-04 東芝メモリシステムズ株式会社 マイクロプロセッサブートアップ制御装置、及び情報処理システム
US7308526B2 (en) * 2004-06-02 2007-12-11 Intel Corporation Memory controller module having independent memory controllers for different memory types
US7680967B2 (en) 2005-01-27 2010-03-16 Innovasic, Inc. Configurable application specific standard product with configurable I/O
US7526579B2 (en) 2005-01-27 2009-04-28 Innovasic, Inc. Configurable input/output interface for an application specific product
US7406550B2 (en) * 2005-01-27 2008-07-29 Innovasic, Inc Deterministic microcontroller with configurable input/output interface
US7673190B1 (en) * 2005-09-14 2010-03-02 Unisys Corporation System and method for detecting and recovering from errors in an instruction stream of an electronic data processing system
US8291295B2 (en) 2005-09-26 2012-10-16 Sandisk Il Ltd. NAND flash memory controller exporting a NAND interface
US7978516B2 (en) 2007-12-27 2011-07-12 Pliant Technology, Inc. Flash memory controller having reduced pinout
US7808807B2 (en) 2008-02-26 2010-10-05 Ovonyx, Inc. Method and apparatus for accessing a multi-mode programmable resistance memory
US20090300278A1 (en) * 2008-05-29 2009-12-03 Advanced Micro Devices, Inc. Embedded Programmable Component for Memory Device Training
US8321647B2 (en) * 2009-05-06 2012-11-27 Apple Inc. Multipage preparation commands for non-volatile memory systems
US8180981B2 (en) 2009-05-15 2012-05-15 Oracle America, Inc. Cache coherent support for flash in a memory hierarchy
JP5570619B2 (ja) * 2010-02-23 2014-08-13 ラムバス・インコーポレーテッド 異なるメモリ種類にアクセスする異なる速度での時分割多重化
US9529712B2 (en) * 2011-07-26 2016-12-27 Nvidia Corporation Techniques for balancing accesses to memory having different memory types
US9348774B2 (en) * 2013-01-25 2016-05-24 Seagate Technology Llc Controller-opaque communication with non-volatile memory devices

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6336174B1 (en) * 1999-08-09 2002-01-01 Maxtor Corporation Hardware assisted memory backup system and method
US20060133160A1 (en) * 2004-12-07 2006-06-22 Hewlett-Packard Development Company, L.P. Bufferless writing of data to memory
CN101361038A (zh) * 2005-11-28 2009-02-04 爱特梅尔公司 用于基于微控制器的闪存数字控制器系统的命令解码器
TW200743957A (en) * 2006-05-16 2007-12-01 Ite Tech Inc Control device and control method for memory
CN102103566A (zh) * 2009-12-18 2011-06-22 Nxp股份有限公司 闪存存储器接口

Also Published As

Publication number Publication date
CN110134442A (zh) 2019-08-16
CN103995686A (zh) 2014-08-20
KR102170644B1 (ko) 2020-10-27
US20150268870A1 (en) 2015-09-24
TWI633433B (zh) 2018-08-21
US9081666B2 (en) 2015-07-14
EP2767899A2 (en) 2014-08-20
US9262084B2 (en) 2016-02-16
KR20140103048A (ko) 2014-08-25
JP2014157603A (ja) 2014-08-28
JP6577166B2 (ja) 2019-09-18
TW201502775A (zh) 2015-01-16
EP2767899A3 (en) 2016-08-17
US20140237162A1 (en) 2014-08-21

Similar Documents

Publication Publication Date Title
CN103995686B (zh) 控制非易失性存储器通道的系统及方法
US10318164B2 (en) Programmable input/output (PIO) engine interface architecture with direct memory access (DMA) for multi-tagging scheme for storage devices
JP5960517B2 (ja) フラッシュメディアコントローラの内部のメタデータハンドリング
US10133686B2 (en) Multilevel memory bus system
US9348783B2 (en) Apparatus and method emulating a parallel interface to effect parallel data transfer from serial flash memory
TW201303594A (zh) 快閃記憶體介質控制器及裝置
US20170109058A1 (en) High-throughput low-latency hybrid memory module
CN106339178B (zh) 存储器控制单元及包括该存储器控制单元的数据存储设备
KR20150022847A (ko) 플래시 메모리 제어기
TWI600010B (zh) 用於進行連續寫入至動態隨機存取記憶體的排組之設備、方法及系統
TW201305821A (zh) 控制快閃記憶體介質系統的方法、裝置及固態記憶體件
TW201339847A (zh) 用於包含讀取資料選通訊號的減少接腳數（ｒｐｃ）記憶體匯流排介面的裝置及方法
JP7709971B2 (ja) メモリと分散計算アレイとの間のデータ転送
TW201303870A (zh) 利用快閃記憶體介面的方法及裝置
US20190139588A1 (en) Storage device including multi data rate memory device and memory controller
CN115729744A (zh) 由存储器清理硬件进行的延迟ecc存储器初始化
US20050055489A1 (en) Bridge circuit for use in retiming in a semiconductor integrated circuit
US20190095316A1 (en) Techniques to provide debug trace information to a management host
Khalifa et al. Memory controller architectures: A comparative study

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190628