CN103959654B - 用于对频率进行1.5分频以产生正交信号的方法和装置 - Google Patents

用于对频率进行1.5分频以产生正交信号的方法和装置 Download PDF

Info

Publication number
CN103959654B
CN103959654B CN201280058034.5A CN201280058034A CN103959654B CN 103959654 B CN103959654 B CN 103959654B CN 201280058034 A CN201280058034 A CN 201280058034A CN 103959654 B CN103959654 B CN 103959654B
Authority
CN
China
Prior art keywords
frequency
phase
signal
delay
channel transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201280058034.5A
Other languages
English (en)
Chinese (zh)
Other versions
CN103959654A (zh
Inventor
W·V·里昂
Z·杨
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN103959654A publication Critical patent/CN103959654A/zh
Application granted granted Critical
Publication of CN103959654B publication Critical patent/CN103959654B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03BGENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B19/00Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source
    • H03B19/06Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source by means of discharge device or semiconductor device with more than two electrodes
    • H03B19/14Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source by means of discharge device or semiconductor device with more than two electrodes by means of a semiconductor device
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03BGENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B27/00Generation of oscillations providing a plurality of outputs of the same frequency but differing in phase, other than merely two anti-phase outputs

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
  • Networks Using Active Elements (AREA)
CN201280058034.5A 2011-11-28 2012-11-28 用于对频率进行1.5分频以产生正交信号的方法和装置 Active CN103959654B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201161563958P 2011-11-28 2011-11-28
US61/563,958 2011-11-28
US13/653,054 US8803568B2 (en) 2011-11-28 2012-10-16 Dividing a frequency by 1.5 to produce a quadrature signal
US13/653,054 2012-10-16
PCT/US2012/066902 WO2013082193A1 (en) 2011-11-28 2012-11-28 Dividing a frequency by 1.5 to produce a quadrature signal

Publications (2)

Publication Number Publication Date
CN103959654A CN103959654A (zh) 2014-07-30
CN103959654B true CN103959654B (zh) 2016-08-24

Family

ID=48466271

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201280058034.5A Active CN103959654B (zh) 2011-11-28 2012-11-28 用于对频率进行1.5分频以产生正交信号的方法和装置

Country Status (7)

Country Link
US (1) US8803568B2 (enExample)
EP (1) EP2786493A1 (enExample)
JP (1) JP5657844B1 (enExample)
KR (1) KR101508608B1 (enExample)
CN (1) CN103959654B (enExample)
IN (1) IN2014CN03136A (enExample)
WO (1) WO2013082193A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9966937B2 (en) * 2011-04-29 2018-05-08 Marvell World Trade Ltd. Frequency multipliers
EP2849021B1 (en) * 2013-09-12 2020-01-01 Socionext Inc. Signal-alignment circuitry and methods
US8723568B1 (en) * 2013-12-20 2014-05-13 Qualcomm Incorporated Local oscillator signal generation using delay locked loops
US9455716B2 (en) * 2014-05-28 2016-09-27 Qualcomm Incorporated Reconfigurable fractional divider
US9531358B2 (en) * 2014-10-27 2016-12-27 Mediatek Inc. Signal generating system and signal generating method
US10164574B2 (en) * 2015-07-07 2018-12-25 Mediatek Inc. Method for generating a plurality of oscillating signals with different phases and associated circuit and local oscillator
US10374588B2 (en) * 2016-10-31 2019-08-06 Mediatek Inc. Quadrature clock generating mechanism of communication system transmitter
US10547315B2 (en) 2017-11-28 2020-01-28 Samsung Electronics Co., Ltd. Frequency divider and a transceiver including the same
CN108540149B (zh) * 2018-07-16 2020-07-24 南京中感微电子有限公司 无线射频发射机
CN110214417B (zh) * 2019-04-18 2023-05-02 香港应用科技研究院有限公司 50%占空比正交输入正交输出(qiqo)3分频电路
US11626865B1 (en) * 2021-09-22 2023-04-11 Qualcomm Incorporated Low-power high-speed CMOS clock generation circuit

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1309835A (zh) * 1998-07-24 2001-08-22 环球通讯科技公司 单芯片cmos发射器/接收器以及电压控制振荡器-混合器结构
US6570946B1 (en) * 1999-11-03 2003-05-27 Ericsson, Inc. One-hot decoded phase shift prescaler
US6882229B1 (en) * 2003-07-23 2005-04-19 Pericom Semiconductor Corp. Divide-by-X.5 circuit with frequency doubler and differential oscillator
CN101242182A (zh) * 2007-02-06 2008-08-13 凌阳科技股份有限公司 具有相位旋转扩频的锁相环
CN101944906A (zh) * 2009-07-10 2011-01-12 智迈微电子科技(上海)有限公司 基于相位旋转器的分频器

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6335952B1 (en) 1998-07-24 2002-01-01 Gct Semiconductor, Inc. Single chip CMOS transmitter/receiver
US6480045B2 (en) * 2001-01-05 2002-11-12 Thomson Licensing S.A. Digital frequency multiplier
US20030064699A1 (en) 2001-09-28 2003-04-03 Olsen Gordon A. Down-converting multiple received radio frequency signals
DE10344851B3 (de) 2003-09-26 2005-04-28 Infineon Technologies Ag Signalaufbereitungsschaltung
US20060217098A1 (en) 2005-03-22 2006-09-28 Anderson Jeffrey K System for reducing power consumption in a local oscillator
US20070160168A1 (en) 2006-01-11 2007-07-12 Beukema Troy J Apparatus and method for signal phase control in an integrated radio circuit
US7919997B2 (en) * 2007-05-11 2011-04-05 Skyworks Solutions, Inc. Systems and methods for providing a clock signal
US7825703B2 (en) * 2008-08-18 2010-11-02 Qualcomm Incorporated Divide-by-three quadrature frequency divider

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1309835A (zh) * 1998-07-24 2001-08-22 环球通讯科技公司 单芯片cmos发射器/接收器以及电压控制振荡器-混合器结构
US6570946B1 (en) * 1999-11-03 2003-05-27 Ericsson, Inc. One-hot decoded phase shift prescaler
US6882229B1 (en) * 2003-07-23 2005-04-19 Pericom Semiconductor Corp. Divide-by-X.5 circuit with frequency doubler and differential oscillator
CN101242182A (zh) * 2007-02-06 2008-08-13 凌阳科技股份有限公司 具有相位旋转扩频的锁相环
CN101944906A (zh) * 2009-07-10 2011-01-12 智迈微电子科技(上海)有限公司 基于相位旋转器的分频器

Also Published As

Publication number Publication date
WO2013082193A1 (en) 2013-06-06
KR101508608B1 (ko) 2015-04-14
KR20140104456A (ko) 2014-08-28
CN103959654A (zh) 2014-07-30
JP5657844B1 (ja) 2015-01-21
JP2015504638A (ja) 2015-02-12
US20130135016A1 (en) 2013-05-30
US8803568B2 (en) 2014-08-12
EP2786493A1 (en) 2014-10-08
IN2014CN03136A (enExample) 2015-07-03

Similar Documents

Publication Publication Date Title
CN103959654A (zh) 对频率进行1.5分频以产生正交信号
US7825703B2 (en) Divide-by-three quadrature frequency divider
CN102405597B (zh) 经供应调节的锁相环路(pll)及使用方法
CN105324938B (zh) 在反馈回路中具有占空比调整的分频器
US8629700B2 (en) Capacitive multiplication in a phase locked loop
CN103427835A (zh) 频率调制器
US8487678B2 (en) Half cycle delay locked loop
CN115668774A (zh) 基于采样的乘法延迟锁相环(mdll)的校准
US10680795B2 (en) Quadrature signal generation
CN104641560B (zh) Rf逻辑分频器
CN107493101B (zh) 用于低功率信号发生器的设备和相关联的方法
US8963587B2 (en) Clock generation using fixed dividers and multiplex circuits
Gray et al. Microdegree frequency and phase difference control using fractional-N PLL synthesizers
US11750180B2 (en) High frequency AC coupled self-biased divider
Yingmei et al. Low-jitter PLL based on symmetric phase-frequency detector technique
Bevilacqua et al. A 2.7–6.1 GHz CMOS local oscillator based on frequency multiplication by 3/2
Li et al. A multi-channel OOK/BFSK transmitter with FoM of 99.99/91.2 and HD3/5<− 40 dBc
Keady et al. 12 MHz to 5800 MHz fully integrated, dual path tuned, low jitter, LC-PLL frequency synthesizer
TWM434375U (en) Phase locked loop having active load differential amplifier

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant