CN103887257A - 低寄生电感电力电子模块封装结构 - Google Patents

低寄生电感电力电子模块封装结构 Download PDF

Info

Publication number
CN103887257A
CN103887257A CN201210570350.2A CN201210570350A CN103887257A CN 103887257 A CN103887257 A CN 103887257A CN 201210570350 A CN201210570350 A CN 201210570350A CN 103887257 A CN103887257 A CN 103887257A
Authority
CN
China
Prior art keywords
electronic module
power electronic
parasitic inductance
packaging structure
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201210570350.2A
Other languages
English (en)
Inventor
谷彤
盛况
汪涛
郭清
谢刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang University ZJU
Original Assignee
Zhejiang University ZJU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang University ZJU filed Critical Zhejiang University ZJU
Priority to CN201210570350.2A priority Critical patent/CN103887257A/zh
Publication of CN103887257A publication Critical patent/CN103887257A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

低寄生电感电力电子模块封装结构,本发明涉及电力电子技术领域,尤其涉及适合应用于大功率电力半导体模块、功率控制电路、智能功率组件和高频开关电源等。针对现有电力电子模块封装结构寄生电感较大的问题,使用水平支架结构,使这种新型电力电子模块封装结构和传统结构相比,具有更低的寄生电感和更小的体积。

Description

低寄生电感电力电子模块封装结构
技术领域
本发明涉及电力电子技术领域,尤其涉及适合应用于大功率电力半导体模块、功率控制电路、智能功率组件和高频开关电源等,具体是涉及一种电力电子功率模块封装结构。
背景技术
传统的电力电子模块封装结构如图1所示,芯片1固定于DBC板2上,DBC板2固定于基板3上,然后通过导线和导电桥连接芯片和DBC板上铜层电路。DBC板上铜层电路和支架相连,从而达到电性的连接。整个导电回路由支架及DBC板上铜层电路构成。导电回路存在寄生电感。
发明内容
本发明的目的在于针对现有电力电子模块封装结构在应用中的不足,提供一种电力电子模块封装结构,这种新型电力电子模块封装结构和传统结构相比,具有更低的寄生电感和更小的体积。
为解决上述技术问题,本发明采用如下方案是:
使用水平支架结构,支架水平连接于DBC板上铜层电路,使电力电子模块导电回路面积减小,减小其寄生电感。电力电子模块高度减小,缩小其体积。
本发明由于采用水平支架结构,具有以下显著技术效果:
①与传统电力电子模块封装结构相比,新型电力电子模块封装结构具有更低的寄生电感。
②与传统电力电子模块封装结构相比,新型电力电子模块封装结构具有更小的体积。
附图说明
图1是传统电力电子模块封装结构图;
图2是本发明电力电子模块封装结构图。
其中:1-芯片、2-DBC板、3-基板、4-支架。
具体实施方式
下面结合附图对本发明作进一步描述。
一种电力电子模块封装结构,如图2所示,芯片1固定于DBC板2上,DBC板2固定于基板3上,然后通过导线和导电桥连接芯片和DBC板上铜层电路。水平支架4与DBC板上铜层电路相连,从而达到电性的连接。
最后,还需要注意的是,以上实施例子仅是本发明的具体实施例子,显然,本发明不限于以上实施例子,还可以有许多变形。本领域的普通技术人员能从本发明公开的内容直接导出或联想到的所有变形,均应认为是本发明的保护范围。

Claims (1)

1.一种新型电力电子模块封装结构,其特征在于:支架水平连接于DBC板。
CN201210570350.2A 2012-12-20 2012-12-20 低寄生电感电力电子模块封装结构 Pending CN103887257A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210570350.2A CN103887257A (zh) 2012-12-20 2012-12-20 低寄生电感电力电子模块封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210570350.2A CN103887257A (zh) 2012-12-20 2012-12-20 低寄生电感电力电子模块封装结构

Publications (1)

Publication Number Publication Date
CN103887257A true CN103887257A (zh) 2014-06-25

Family

ID=50956087

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210570350.2A Pending CN103887257A (zh) 2012-12-20 2012-12-20 低寄生电感电力电子模块封装结构

Country Status (1)

Country Link
CN (1) CN103887257A (zh)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1705107A (zh) * 2004-05-31 2005-12-07 三洋电机株式会社 电路装置
CN1836328A (zh) * 2003-08-14 2006-09-20 国际整流器公司 用于epas/ehpas应用的模块
CN102097416A (zh) * 2010-11-04 2011-06-15 嘉兴斯达微电子有限公司 一种新型封装结构的大功率模块
CN201946588U (zh) * 2010-12-30 2011-08-24 比亚迪股份有限公司 一种功率半导体器件的封装结构
CN202034367U (zh) * 2011-03-04 2011-11-09 南京银茂微电子制造有限公司 一种无焊接端子的功率模块

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1836328A (zh) * 2003-08-14 2006-09-20 国际整流器公司 用于epas/ehpas应用的模块
CN1705107A (zh) * 2004-05-31 2005-12-07 三洋电机株式会社 电路装置
CN102097416A (zh) * 2010-11-04 2011-06-15 嘉兴斯达微电子有限公司 一种新型封装结构的大功率模块
CN201946588U (zh) * 2010-12-30 2011-08-24 比亚迪股份有限公司 一种功率半导体器件的封装结构
CN202034367U (zh) * 2011-03-04 2011-11-09 南京银茂微电子制造有限公司 一种无焊接端子的功率模块

Similar Documents

Publication Publication Date Title
EP4293714A3 (en) Power semiconductor device module
US10069417B2 (en) Power conversion device with integrated discrete inductor
CN102637679A (zh) 半导体模块
CN202019316U (zh) 太阳能逆变器功率模块
CN201417771Y (zh) 较低杂散电感的功率模块
CN203434153U (zh) 一种集电容组件与芯片为一体的射频芯片封装结构
CN105529916A (zh) 电子模块及其制造方法
CN204793295U (zh) 薄型功率模块
CN202855803U (zh) 一种高导热led封装基板
CN102760714B (zh) 电极结构及应用该电极的igbt模块
CN103779343A (zh) 功率半导体模块
CN201479030U (zh) 薄型三相桥式整流器
CN103887257A (zh) 低寄生电感电力电子模块封装结构
CN203746841U (zh) 功率半导体模块
CN102130116A (zh) 一种应用于升压转换器的功率模块
CN201904332U (zh) 一种应用于升压转换器的功率模块
CN203774187U (zh) 一种内引线接地部位设有一定角度的固体继电器外壳
CN203573978U (zh) 芯片封装结构
CN203339161U (zh) 射频芯片系统级封装结构
CN201690369U (zh) 一种功率开关元件与滤波电路的安装结构
CN204131386U (zh) 一种igbt缓冲电路安装结构
CN203896176U (zh) 小型式四象限防爆变频机芯
CN114023730B (zh) 芯片封装结构与电子器件
CN202818296U (zh) 双面小蓝牙模块
CN202996833U (zh) 一种复合封装的igbt器件

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20140625