CN103825614B - A kind of high-speed low-power-consumption analog-digital converter of wideband input - Google Patents
A kind of high-speed low-power-consumption analog-digital converter of wideband input Download PDFInfo
- Publication number
- CN103825614B CN103825614B CN201410049304.7A CN201410049304A CN103825614B CN 103825614 B CN103825614 B CN 103825614B CN 201410049304 A CN201410049304 A CN 201410049304A CN 103825614 B CN103825614 B CN 103825614B
- Authority
- CN
- China
- Prior art keywords
- circuit
- signal
- frequency
- analog
- power consumption
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
A kind of high-speed low-power-consumption analog-digital converter of wideband input of the present invention，The analog-digital converter is by incoming frequency monitoring modular、Power consumption control module and controlled analog-digital converter module are integrated in one，Wherein incoming frequency monitoring modular includes input signal pretreatment circuit、Monitoring clock forming circuit and frequency counting circuit，Power consumption control module includes power consumption control logic circuit and power consumption control output interface circuit，Controlled analog-digital converter module includes total biasing circuit、Sampling hold circuit、Analog to digital conversion circuit and coding output circuit，The present invention is by the monitoring to frequency input signal，And according to the rate request of input signal，Flexible power consumption supply configuration is carried out to controlled analog-to-digital conversion module，So as to realize at high speed、The balance of low-power consumption，There is analog-digital converter of the present invention wideband to be input into、At a high speed、The characteristics of low-power consumption，With more preferable flexibility and versatility.
Description
Technical field
The present invention relates to a kind of high-speed low-power-consumption analog-digital converter of wideband input, belongs to integrated circuit fields, it is main to use
In configurable power managed is provided to receive the analog-digital converter under broadband signal input condition, to realize wideband input, height
Speed, the analog-digital converter of low-power consumption.
Background technology
Analog-digital converter (ADC) is one of basic components of contemporary electronic systems, by receiving, gathering outside real world
Analog signal, and be converted into the digitally encoded signal that digital information processing system is capable of identify that, play connection real world with
The function served as bridge of PC World.With the continuous development and the lasting diminution of device feature size of semiconductor technology, numeral letter
The speed of number processing circuit module is more and more faster, particularly leads in the application such as radar, radio communication, high-speed data acquistion system
Domain, outer received signal are up to more than GHz, and this requires that analog-digital converter has high speed, high-resolution and low-power consumption.Meanwhile,
For fields such as industrial signal measurement, software wireless electrical domains, under different condition occasion, its frequency input signal is often not
Together, it is desirable to which analog-digital converter can process high-frequency signal input, and can compatible low frequency signal input.
One of existing solution analog-digital converter according to highest can process signal incoming frequency design, to meet total power
Optimal signal quality and dynamic switching behavior in bandwidth range, have high speed, height by the analog-digital converter of this principle design
The characteristics of power consumption.This is necessary for high-frequency signal input condition, and which is disadvantageous in that for low-frequency input signal bar
Under part, larger power wastage can be caused by the analog-digital converter of maximum speed optimization design, and analog-digital converter needs place
The input signal spectrum of reason is wider, and the power consumption of waste is more surprising.
The two of existing solution, adopt friction speed, different power consumption not according to the input signal of different frequency scope
Same specification analog-digital converter, such as low-frequency input signal correspondence is using low speed, the analog-digital converter of low-power consumption, IF input signals
, using medium speed, the analog-digital converter of medium power consumption, high-frequency input signal is then using high speed, the analog-to-digital conversion of high power consumption for correspondence
Device, this solution can obtain minimum circuit power consumption.One of its deficiency is the analog-digital converter for needing different size,
And the analog-digital converter of different size can not be general, overlapping investment can be caused, with higher purchase cost；The two of its deficiency
It is that frequency input signal is often unknown, requires that user is selected between high speed and low-power consumption in such cases, such as
Fruit selects high-speed AD converter, can waste investment and power consumption, if selecting low-power consumption analog-digital converter, can face speed not
Enough risks, increased the use difficulty of user.
Although the solution of above two analog-digital converter also can realize high speed with low-power consumption to a certain extent
Compromise, but when being input in the face of broadband signal, be difficult to realize at a high speed, the balance of low-power consumption, it is impossible to process well wideband input,
At high speed, these three variable relations for mutually restricting of low-power consumption, lack flexibility and versatility.
The content of the invention
It is an object of the invention to overcome the above-mentioned deficiency of prior art, there is provided a kind of high-speed low-power-consumption mould of wideband input
Number converter, the analog-digital converter are carried out flexibly to the power consumption of analog-digital converter by detection in advance to frequency input signal
Configuration, so as to realize the balance of high speed, low-power consumption, the present invention has the characteristics of wideband input, high speed, low-power consumption, with more
Good flexibility and versatility.
What the above-mentioned purpose of the present invention was mainly achieved by following technical solution：
A kind of high-speed low-power-consumption analog-digital converter of wideband input, including incoming frequency monitoring modular, power consumption control module
With controlled analog-digital converter module, wherein incoming frequency monitoring modular include input signal pretreatment circuit, monitoring clock generate
Circuit and frequency counting circuit, power consumption control module include power consumption control logic circuit and power consumption control output interface circuit, its
In：
Input signal pre-processes circuit：The signal of outside input is received, the DC component in the signal is filtered first, is carried
AC signal is taken out, then by the noise filtering in the AC signal, shaping is amplified to signal and is formed the first square wave letter
Number, and by the first square wave signal output to frequency counting circuit；
Monitoring clock forming circuit：If from external reception clock input signal, producing frequency by frequency phase lock ring permanent
It is fixed, and frequency more than or equal to the clock input signal frequency the second square-wave signal, and by the second square wave signal output
To frequency counting circuit；If independent produce frequency monitoring clock signal, frequency monitoring clock signal passes through signal amplification circuit
The circulation oscillator formed with signal feedback circuit, produces third party's ripple signal output of frequency-invariant to frequency counting circuit；
Frequency counting circuit：Second square-wave signal or third party's ripple signal of monitoring clock forming circuit output are received, with
And input signal pre-processes the first square-wave signal of circuit output, the time period of setting is produced, within the time period, to first
The frequency of square-wave signal is counted, and produces the data encoding identical or proportional with the first square wave signal frequency, will be described
Coded data signal is preserved, and is called for power consumption control module；
Power consumption control logic circuit：The coded data signal preserved in calling frequency counting circuit, filters data encoding letter
After accidental error and error coded in number, it is divided into two paths of data encoded signal, to the wherein input of coded data signal all the way
Frequency range is segmented and is produced frequency range indication signal, to coded data signal enters row decoding all the way in addition, is translated
Coded data signal after code, and the frequency range indication signal and the coded data signal after the decoding are exported respectively
Give power consumption control output interface circuit；
Power consumption control output interface circuit：After receiving power consumption control logic circuit reference frequency output indication signal and decoding
Coded data signal, through signal caching after, by frequency range indication signal be converted to segmentation change current signal, will translate
Coded data signal after code is converted to continually varying current signal；And the current signal or continually varying of change will be segmented
Current signal is exported to controlled analog-digital converter module；
Controlled analog-digital converter module：Receive the segmentation change of power consumption control output interface circuit output current signal or
Continually varying current signal, it is total inside the size adjustment according to the current signal or continually varying current signal of segmentation change
In the size of the current signal of biasing circuit, or internal one or more modules of regulation, the current signal of biasing circuit is big
It is little, realize the control to the controlled analog-digital converter power consumption.
In the high-speed low-power-consumption analog-digital converter of above-mentioned wideband input, input signal pretreatment circuit includes a-c cycle
Extract circuit, disturbing pulse filtering circuit, signal amplification circuit and signal transformation circuit.
In the high-speed low-power-consumption analog-digital converter of above-mentioned wideband input, in input signal pretreatment circuit, also include frequency dividing
Circuit, the first square-wave signal that signal transformation circuit is exported by frequency dividing circuit are exported to frequency counting circuit after reducing frequency.
Above-mentioned wideband input high-speed low-power-consumption analog-digital converter in, if monitoring clock forming circuit from external reception when
During clock input signal, monitoring clock forming circuit is kam-frequency circuit, charge pump and low-pass filter circuit, voltage-controlled oscillator circuit
The frequency phase lock ring formed with Fractional-N frequency circuit.
In the high-speed low-power-consumption analog-digital converter of above-mentioned wideband input, frequency counting circuit includes timer circuit, frequency
Rate counter circuit and DATA REG circuitry, wherein timer circuit receive the second square-wave signal or third party's ripple signal, produce
The time period of raw setting, frequency counter circuit receives the first square-wave signal, the second square-wave signal or third party's ripple signal, in institute
State in the time period, the frequency of the first square-wave signal is counted, and produce identical or proportional with the first square wave signal frequency
Data encoding, the coded data signal is stored in DATA REG circuitry, is called for power consumption control module.
In the high-speed low-power-consumption analog-digital converter of above-mentioned wideband input, power consumption control logic circuit includes that counting error code disappears
Except circuit, incoming frequency scope judge and indicating circuit and coding and decoding circuit, frequency meter is called wherein counting error code and eliminating circuit
The coded data signal preserved in number circuit, after filtering accidental error and error coded, is divided into two paths of data encoded signal, all the way
Judge to be segmented incoming frequency scope to produce frequency range indication signal, separately with indicating circuit into incoming frequency scope
Signal is directly entered coding and decoding circuit and enters row decoding all the way, produces the coded data signal after decoding, and by the frequency range
Coded data signal after indication signal and the decoding is exported respectively gives power consumption control output interface circuit.
In the high-speed low-power-consumption analog-digital converter of above-mentioned wideband input, power consumption control output interface circuit includes that data are delayed
Punching and drive circuit, variable current mirror circuit, wherein data buffering receive the output of power consumption control logic circuit with drive circuit
Coded data signal after frequency range indication signal and decoding, after signal caching, by frequency range indication signal or translates
Coded data signal after code sends into variable current mirror circuit, and frequency range indication signal is converted to point by variable current mirror circuit
Coded data signal after decoding is converted to continually varying current signal by the current signal of Duan Bianhua；And segmentation is changed
Current signal or continually varying current signal export to controlled analog-digital converter module.
Above-mentioned wideband input high-speed low-power-consumption analog-digital converter in, controlled analog-digital converter include total biasing circuit,
Sampling hold circuit, analog to digital conversion circuit and coding output circuit, wherein total biasing circuit receives power consumption control output interface electricity
The current signal or continually varying current signal of change are segmented in road, sampling hold circuit, analog to digital conversion circuit and volume is adjusted
The each blocks current size of code output circuit, realizes to the sectional-regulated or continuous of the controlled analog-digital converter circuit overall power consumption
Adjust.
In the high-speed low-power-consumption analog-digital converter of above-mentioned wideband input, controlled analog-digital converter includes that sampling keeps electricity
Wrap in road, analog to digital conversion circuit and coding output circuit, wherein sampling hold circuit, analog to digital conversion circuit and coding output circuit
Include independent bias circuit, the independent bias circuit be segmented in receiving power consumption control output interface circuit the current signal of change or
The electricity of continually varying current signal, separately adjustable corresponding sampling hold circuit or analog to digital conversion circuit or coding output circuit
Stream size, so as to realizing to the sectional-regulated of the controlled analog-digital converter circuit local power consumption or continuously adjusting.
The present invention is compared with having the advantages that prior art：
(1) a kind of, high-speed low-power-consumption analog-digital converter of wideband input of innovative design of the present invention, the analog-digital converter will
Incoming frequency monitoring modular, power consumption control module and controlled analog-digital converter module are integrated in one, by advance to input letter
The detection of number frequency, carries out flexible configuration to the power consumption of analog-digital converter, so as to realize at high speed, the balance of low-power consumption, this
It is bright solve that prior art processes that broadband signal is dumb, power consumption serious waste of resources, equipment overlapping investment, implementation cost are big,
Using difficult problem, analog-digital converter of the present invention has the characteristics of wideband input, high speed, low-power consumption to user, with more preferable
Flexibility and versatility.
(2), analog-digital converter of the present invention is integrated with incoming frequency monitoring modular, and by using input clock and input
The frequency multiplication of signal, frequency dividing, or separate oscillators produce the multiple technologies such as monitoring clock, the measurement for reducing frequency input signal is difficult
Degree, realizes the frequency measurement of broadband signal input.
(3), the incoming frequency measurement of analog-digital converter of the present invention is carried out automatically and is completed, without the need for knowing input in advance
The frequency size of signal, without the need for manual intervention, reduce user and use difficulty, with preferably using flexibility.
(4), analog-digital converter of the present invention includes special power consumption control module, implements automatically the frequency to input signal and supervises
Survey, and supplied come the power consumption for adjusting controlled analog-digital converter according to frequency input signal, with enforcement difficulty is little, power consumption control is clever
Live, realize high speed, the balance of low-power consumption.
(5), in analog-digital converter of the present invention and prior art, different frequency input signal is needed using friction speed power consumption
Multiple analog-digital converters of specification are compared, and only need an analog-digital converter just realize that the full rate of varying input signal is covered
Lid, it is to avoid user's overlapping investment, effectively reduces the purchase cost of user.
(6), while high-frequency signal input is met, compatibility low frequency signal is input into analog-digital converter of the present invention automatically, and
And there is provided splendid power consumption control, therefore when technology upgrading needs the analog-digital converter of more speed, user only needs to more
The analog-digital converter with feature of present invention is changed, new application demand is just adapted to, and has been remained in that existing application demand
Low cost, low-power consumption cover, this is favorably improved the versatility of equipment, the equipment investment of effective protection user.
Description of the drawings
Fig. 1 is the general structure block diagram of the high-speed low-power-consumption analog-digital converter of wideband input of the present invention；
Fig. 2 is input signal preliminary treatment circuit structure block diagram of the present invention；
Fig. 3 for the present invention monitoring clock forming circuit structured flowchart (from external reception clock input signal when)；
Fig. 4 is present invention monitoring clock forming circuit structured flowchart (during independent generation frequency monitoring clock signal)；
Fig. 5 is frequency counting circuit structured flowchart of the present invention；
Fig. 6 is power consumption control logic circuit structure block diagram of the present invention；
Fig. 7 is power consumption control output interface circuit structured flowchart of the present invention；
Fig. 8 is that in variable current mirror circuit, electric current is the circuit of segmentation change in power consumption control output interface circuit of the present invention
Schematic diagram；
Fig. 9 is continually varying circuit for electric current in variable current mirror circuit in power consumption control output interface circuit of the present invention
Schematic diagram；
Figure 10 is a kind of circuit theory that the power consumption control of controlled analog-digital converter module of the invention is local power consumption control
Figure.
Specific embodiment
The present invention is described in further detail with specific embodiment below in conjunction with the accompanying drawings：
The general structure block diagram of the high-speed low-power-consumption analog-digital converter of wideband input of the present invention is illustrated in figure 1, can by figure
Know that high-speed low-power-consumption analog-digital converter of the present invention includes incoming frequency monitoring modular, power consumption control module, controlled analog-digital converter
Module, these functional modules can be integrated in one piece of IC chip.Wherein incoming frequency monitoring modular includes input letter
Number pretreatment circuit, monitoring clock forming circuit and frequency counting circuit, power consumption control module include power consumption control logic circuit
With power consumption control output interface circuit, controlled analog-digital converter module includes total biasing circuit, sampling hold circuit, analog-to-digital conversion
Circuit, coding output circuit.
Input signal preliminary treatment circuit structure block diagram of the present invention is illustrated in figure 2, as seen from the figure input signal pretreatment electricity
Road includes that a-c cycle extracts circuit 201, disturbing pulse filtering circuit 202, signal amplification circuit 203, signal transformation circuit
204th, frequency dividing circuit 205.Input signal pretreatment circuit receives the signal of outside input, filters the direct current point in signal first
Amount, extracts AC signal, then by the noise filtering in AC signal, shaping is amplified to signal and forms the first square wave letter
Number, and by the first square wave signal output to frequency counting circuit.The effect that wherein a-c cycle extracts circuit 201 is isolated DC
Level, extracts ac small signal voltage；The effect of disturbing pulse filtering circuit 202 is to filter noise interferences, realizes input
The gating of signal frequency；The amplitude of input signal is amplified to easy to handle degree by signal amplification circuit 203, for amplitude compared with
Big input signal is not required；Signal transformation circuit 204 is the shake for filtering signal at edge, and identifies input signal
Low and high level value, and be converted into export the first square-wave signal, this circuit be input signal pretreatment circuit key electricity
Road.Frequency dividing circuit 205 is optional circuit, and the first square-wave signal that signal transformation circuit is exported by frequency dividing circuit 205 reduces frequency
After export to frequency counting circuit, the circuit be for the signal input for processing upper frequency, can be with after frequency dividing circuit 205
Reduce the signal transacting difficulty of frequency counting circuit.
Be illustrated in figure 3 the present invention monitoring clock forming circuit structured flowchart (from external reception clock input signal when)；
Now the monitoring clock forming circuit includes kam-frequency circuit 301, charge pump and low-pass filter circuit 302, voltage controlled oscillator electricity
Road 303 and Fractional-N frequency circuit 304, as one typical frequency phase lock loop circuit.The square wave output frequency of this module is that clock is defeated
Enter N times of frequency, N is integer or fraction or decimal, and to realize the frequency multiplication frequency dividing relation to clock input frequency, i.e. this enforcement is former
Shown in reason figure, monitoring clock forming circuit receives external clock input, produces frequency-invariant, and frequency by frequency phase lock ring
More than or equal to the second square-wave signal of clock input signal frequency, and by the second square wave signal output to frequency counting circuit.
It is illustrated in figure 4 present invention monitoring clock forming circuit structured flowchart (independent to produce frequency monitoring clock signal
When), now the monitoring clock forming circuit includes signal amplification circuit 401 and signal feedback circuit 402, and as one is typical
Circulation pierce circuit.For the feedback loop that signal amplification circuit 401 and feedback circuit 402 are constituted, as long as meeting corresponding
The requirement of amplitude and phase place, can just produce third party's ripple signal output of stable frequency.Pierce circuit described in the present embodiment
Can be RC oscillators, LC oscillators, loop oscillator etc. all can independently produce the oscillator of stable frequency.The present embodiment
The monitoring clock forming circuit produces third party's ripple signal output of frequency-invariant to frequency meter by independent ring oscillator
Number circuit.
Frequency counting circuit structured flowchart of the present invention is illustrated in figure 5, frequency counting circuit of the present invention includes timer electricity
Road 501, frequency counter circuit 502, DATA REG circuitry 503, wherein timer circuit 501 receive the second square-wave signal or
Third party's ripple signal, produces the time period (time period is to preset) for determining, frequency counter circuit 502 receives first party
Ripple signal, the second square-wave signal or third party's ripple signal, within the time period of the determination, are carried out to the frequency of the first square-wave signal
Count, and produce the data encoding identical or proportional with the first square wave signal frequency, the coded data signal is stored in
In DATA REG circuitry, call for power consumption control module.
Power consumption control logic circuit structure block diagram of the present invention is illustrated in figure 6, as seen from the figure power consumption control logic of the present invention
Circuit includes that counting error code eliminates circuit 601, the judgement of incoming frequency scope and indicating circuit 602, coding and decoding circuit 603.Wherein
Count error code and eliminate the coded data signal preserved during circuit 601 calls frequency counting circuit, filter accidental error and mistake volume
After code, it is divided into two paths of data encoded signal, judges with indicating circuit 602 to incoming frequency scope into incoming frequency scope all the way
It is segmented to produce frequency range indication signal, another road signal is directly entered coding and decoding circuit 603 and enters row decoding, and generation is translated
Coded data signal after code, and the coded data signal after the frequency range indication signal and the decoding is exported respectively to work(
Consumption controlled output interface circuit.
Power consumption control output interface circuit structured flowchart of the present invention is illustrated in figure 7, as seen from the figure power consumption control of the present invention
Output interface circuit includes digital buffer and drive circuit 701, variable current mirror circuit 702.Wherein data buffering is electric with driving
Road 701 receives the frequency range indication signal of power consumption control logic circuit output and the coded data signal after decoding, Jing Guoxin
After number caching, the coded data signal after frequency range indication signal or decoding is sent into into variable current mirror circuit 702, can power transformation
Frequency range indication signal is converted to current mirror circuit 702 current signal of segmentation change, by the coded data signal after decoding
Be converted to continually varying current signal；And the current signal or continually varying current signal of segmentation change are exported to controlled
Analog-digital converter module.
It is segmentation change to be illustrated in figure 8 in power consumption control output interface circuit of the present invention electric current in variable current mirror circuit
Circuit theory diagrams, as seen from the figure power consumption control electric current for segmentation change, composition include reference current 801, current mirror circuit
802nd, controlling switch array 803.Wherein current mirror circuit 802 includes current source transistor MR1, N number of current mirror transistor
M1 to Mn, controlling switch array 803 are made up of N number of switch S1 to Sn, and N number of switch is corresponded with N number of current mirror transistor,
N number of switch is controlled by N number of power consumption control switching signal with frequency dependence, therefore the controlling switch array by various combination
803, it is possible to obtain with the identical or proportional output current adjustable of frequency, i.e., described segmentation variable-current.In typical case,
When controlling switch array 803 is by the frequency range indication signal control being previously segmented into, output current is adjustable and present point
The characteristics of Duan Bianhua, i.e., described power consumption control variable current, are segmentation change.
It is consecutive variations to be illustrated in figure 9 in power consumption control output interface circuit of the present invention electric current in variable current mirror circuit
Circuit theory diagrams, as seen from the figure power consumption control electric current be consecutive variations, circuit constitute include reference current 901, switch arrays
911st, current source array 912.This module changeable current mirroring circuit is essentially a current mode digital-to-analog converter, wherein switch arrays
Row 911 and current source array 912 constitute a current mode digital-to-analog converter 902, therefore, it is possible to provide continuous fine change
Output current, operation principle is for reception prime frequency data decoded signal and is connected to switch arrays 911, control electric current source array
912 produce continually varying electric current exports, i.e., power consumption control electric current is consecutive variations.
The present invention controlled analog-digital converter module receives input frequency monitoring module, power consumption control logical AND interface module
Power consumption control signal, changes bias current voltage according to the frequency change of external signal input, performs corresponding power consumption control, this
The power consumption control for inventing controlled analog-digital converter is overall power control mode or local power consumption control mode.
Overall power control mode is as shown in figure 1, controlled analog-digital converter module includes that total biasing circuit, sampling keep electricity
Road, analog to digital conversion circuit and coding output circuit, wherein segmentation becomes during total biasing circuit receives power consumption control output interface circuit
The current signal or continually varying current signal of change, adjusts sampling hold circuit, analog to digital conversion circuit and coding output circuit
Each blocks current size, realizes to the sectional-regulated of controlled analog-digital converter circuit overall power consumption or continuously adjusts.In general,
It is a kind of global power consumption control mode using overall power control mode, optimal low power capabilities can be obtained.In addition, right
In complete and pattern number converter (Flash ADC) equal modulus converter, comparator number is numerous, circuit power consumption is concentrated mainly on ratio
Compared with device, local power consumption control mode can be taken, to main power consuming circuitry element enforcement Current Voltage regulation, i.e. originally
The local power consumption control is invented, this mode is simply efficient.
Power consumption control for controlled analog-digital converter of the invention is a kind of circuit original of local power consumption control as shown in Figure 10
Reason figure, constituting controlled analog-digital converter module as seen from the figure includes sampling hold circuit 1001, analog to digital conversion circuit 1003, coding
Output circuit 1004.Wherein sampling hold circuit, analog to digital conversion circuit and coding output circuit include independent bias circuit, should
Independent bias circuit is segmented the current signal or continually varying current signal of change in receiving power consumption control output interface circuit,
The size of current of separately adjustable corresponding sampling hold circuit or analog to digital conversion circuit or coding output circuit, so as to realize to receiving
Control the sectional-regulated of analog-digital converter circuit local power consumption or continuously adjust, such as independent bias circuit 1002 is received and input letter
The segmentation variable-current or consecutive variations current signal of number frequency dependence, and analog to digital conversion circuit 1003 is controlled, realize to control
The electric current and power consumption of analog to digital conversion circuit 1003 sectional-regulated continuously adjusts.
By the way of local power consumption control, in being particularly well-suited to controlled analog-digital converter, there is power consuming circuitry element
Relatively concentrate, this concentration can be that the power consumption of certain class element circuit is concentrated, such as comparator array circuit, output driving unit electricity
Road etc., or different classes of circuit are in concentrated position, including physical location is concentrated or functional unit is concentrated, and
It is any to be easy to concentrate the situation for implementing power consumption control.By the way of local power consumption control, this mode is to grand master pattern number converter
Impact it is less, control circuit is relatively easy, and enforcement difficulty is less, is a kind of relatively good power consumption control mode.
In a word, it is of the invention by the monitoring to incoming frequency, and according to the rate request of input signal, controlled modulus is turned
Parallel operation carries out the supply configuration of flexible power consumption, little etc. excellent with wideband input, low-power consumption, high speed, low cost, enforcement difficulty
Point, it is adaptable to various types of analog-digital converters, can be widely applied to broadband connections, high-speed signal acquisition, software radio etc.
Field, provides self adaptation, flexible power managed for broadband signal.
The above, optimal specific embodiment only of the invention, but protection scope of the present invention is not limited thereto,
Any those familiar with the art the invention discloses technical scope in, the change or replacement that can be readily occurred in,
Should all be included within the scope of the present invention.
The content not being described in detail in description of the invention belongs to the known technology of professional and technical personnel in the field.
Claims (9)
1. the high-speed low-power-consumption analog-digital converter that a kind of wideband is input into, it is characterised in that：Including incoming frequency monitoring modular, power consumption
Control module and controlled analog-digital converter module, wherein incoming frequency monitoring modular include input signal pretreatment circuit, monitoring
Clock forming circuit and frequency counting circuit, power consumption control module include power consumption control logic circuit and power consumption control output interface
Circuit, wherein：
Input signal pre-processes circuit：The signal of outside input is received, the DC component in the signal is filtered first, is extracted
AC signal, then by the noise filtering in the AC signal, is amplified shaping and forms the first square-wave signal to signal, and
By the first square wave signal output to frequency counting circuit；
Monitoring clock forming circuit：If from external reception clock input signal, by frequency phase lock ring produce frequency-invariant,
And frequency is more than or equal to the second square-wave signal of the clock input signal frequency, and by the second square wave signal output to frequency
Counting circuit；If independent produce frequency monitoring clock signal, frequency monitoring clock signal passes through signal amplification circuit and signal
The circulation oscillator that feedback circuit is formed, produces third party's ripple signal output of frequency-invariant to frequency counting circuit；
Frequency counting circuit：Second square-wave signal or third party's ripple signal of monitoring clock forming circuit output are received, and it is defeated
Enter the first square-wave signal of signal pre-processing circuit output, produce the time period of setting, within the time period, to the first square wave
The frequency of signal is counted, and produces the data encoding identical or proportional with the first square wave signal frequency, by the data
Encoded signal is preserved, and is called for power consumption control module；
Power consumption control logic circuit：The coded data signal preserved in calling frequency counting circuit, filters in coded data signal
Accidental error and error coded after, be divided into two paths of data encoded signal, to the wherein incoming frequency of coded data signal all the way
Scope is segmented and is produced frequency range indication signal, to coded data signal enters row decoding all the way in addition, after being decoded
Coded data signal, and the frequency range indication signal and the coded data signal after the decoding are exported respectively to work(
Consumption controlled output interface circuit；
Power consumption control output interface circuit：Receive power consumption control logic circuit reference frequency output indication signal and the number after decoding
According to encoded signal, after signal caching, frequency range indication signal is converted to into the current signal of segmentation change, after decoding
Coded data signal be converted to continually varying current signal；And the current signal or continually varying electric current of change will be segmented
Signal output gives controlled analog-digital converter module；
Controlled analog-digital converter module：Receive the current signal or continuous of the segmentation change of power consumption control output interface circuit output
The current signal of change, always biases inside the size adjustment according to the current signal or continually varying current signal of segmentation change
The size of the current signal of circuit, or the size of the current signal of biasing circuit in internal one or more modules is adjusted, it is real
The now control to the controlled analog-digital converter power consumption.
2. the high-speed low-power-consumption analog-digital converter that a kind of wideband according to claim 1 is input into, it is characterised in that：It is described defeated
Entering signal pre-processing circuit includes that a-c cycle extracts circuit, disturbing pulse filtering circuit, signal amplification circuit and signal shaping
Circuit.
3. the high-speed low-power-consumption analog-digital converter that a kind of wideband according to claim 2 is input into, it is characterised in that：It is described defeated
Also include frequency dividing circuit in entering signal pre-processing circuit, the first square-wave signal that signal transformation circuit is exported by frequency dividing circuit is reduced
Export to frequency counting circuit after frequency.
4. the high-speed low-power-consumption analog-digital converter that a kind of wideband according to claim 1 is input into, it is characterised in that：If monitoring
Clock forming circuit from external reception clock input signal when, monitoring clock forming circuit be kam-frequency circuit, charge pump with it is low
The frequency phase lock ring that bandpass filter circuit, voltage-controlled oscillator circuit and Fractional-N frequency circuit are formed.
5. the high-speed low-power-consumption analog-digital converter that a kind of wideband according to claim 1 is input into, it is characterised in that：The frequency
Rate counting circuit includes timer circuit, frequency counter circuit and DATA REG circuitry, and wherein timer circuit receives the
Two square-wave signals or third party's ripple signal, produce setting time period, frequency counter circuit receive the first square-wave signal, second
Square-wave signal or third party's ripple signal, within the time period, count to the frequency of the first square-wave signal, and produce and the
The coded data signal is stored in DATA REG circuitry by the identical or proportional data encoding of one square-wave signal frequency
In, call for power consumption control module.
6. the high-speed low-power-consumption analog-digital converter that a kind of wideband according to claim 1 is input into, it is characterised in that：The work(
Consumption control logic circuit includes that counting error code eliminates circuit, the judgement of incoming frequency scope and indicating circuit and coding and decoding circuit, its
The middle error code that counts eliminates the coded data signal preserved during circuit calls frequency counting circuit, filters accidental error and error coded
Afterwards, it is divided into two paths of data encoded signal, judges to carry out incoming frequency scope with indicating circuit into incoming frequency scope all the way
To produce frequency range indication signal, another road signal is directly entered coding and decoding circuit and enters row decoding, after producing decoding for segmentation
Coded data signal, and the frequency range indication signal and the coded data signal after the decoding are exported respectively to power consumption
Controlled output interface circuit.
7. the high-speed low-power-consumption analog-digital converter that a kind of wideband according to claim 1 is input into, it is characterised in that：The work(
Consumption controlled output interface circuit includes data buffering and drive circuit, variable current mirror circuit, wherein data buffering and driving electricity
Road receives the frequency range indication signal of power consumption control logic circuit output and the coded data signal after decoding, slow through signal
After depositing, the coded data signal after frequency range indication signal or decoding is sent into into variable current mirror circuit, variable current mirror electricity
Frequency range indication signal is converted to the current signal of segmentation change on road, and the coded data signal after decoding is converted to continuously
The current signal of change；And the current signal or continually varying current signal of segmentation change are exported to controlled analog-digital converter
Module.
8. the high-speed low-power-consumption analog-digital converter that a kind of wideband according to claim 1 is input into, it is characterised in that：It is described to receive
Control analog-digital converter includes total biasing circuit, sampling hold circuit, analog to digital conversion circuit and coding output circuit, wherein total bias
Circuit is segmented the current signal or continually varying current signal of change in receiving power consumption control output interface circuit, adjust sampling
Holding circuit, analog to digital conversion circuit and each blocks current size of coding output circuit, realize to the controlled analog-digital converter electricity
Road overall power consumption sectional-regulated continuously adjusts.
9. the high-speed low-power-consumption analog-digital converter that a kind of wideband according to claim 1 is input into, it is characterised in that：It is described to receive
Control analog-digital converter includes sampling hold circuit, analog to digital conversion circuit and coding output circuit, wherein sampling hold circuit, modulus
Change-over circuit and coding output circuit include independent bias circuit, and the independent bias circuit receives power consumption control output interface
The current signal or continually varying current signal of change, separately adjustable corresponding sampling hold circuit or modulus are segmented in circuit
The size of current of change-over circuit or coding output circuit, so as to realize dividing to the controlled analog-digital converter circuit local power consumption
Section is adjusted or is continuously adjusted.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410049304.7A CN103825614B (en) | 2014-02-12 | 2014-02-12 | A kind of high-speed low-power-consumption analog-digital converter of wideband input |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410049304.7A CN103825614B (en) | 2014-02-12 | 2014-02-12 | A kind of high-speed low-power-consumption analog-digital converter of wideband input |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103825614A CN103825614A (en) | 2014-05-28 |
| CN103825614B true CN103825614B (en) | 2017-04-05 |
Family
ID=50760486
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410049304.7A Active CN103825614B (en) | 2014-02-12 | 2014-02-12 | A kind of high-speed low-power-consumption analog-digital converter of wideband input |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103825614B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104980159B (en) * | 2015-06-29 | 2017-11-28 | 清华大学深圳研究生院 | A kind of oversampling analog-to-digital converter based on charge pump and voltage controlled oscillator |
| CN104917529B (en) * | 2015-07-01 | 2017-11-07 | 清华大学深圳研究生院 | A kind of analog-digital commutator based on voltage controlled oscillator of restructural |
| US9397692B1 (en) * | 2015-07-16 | 2016-07-19 | Cirrus Logic International Semiconductor Ltd. | Voltage-controlled oscillator (VCO) as first stage in an analog-to-digital converter (ADC) in combination with a digital filter for second or higher-order noise shaping |
| CN112269421B (en) * | 2020-10-12 | 2022-06-14 | 天津大学 | Reference voltage generation circuit for reconfigurable SAR ADC |
| CN114632559B (en) * | 2022-01-26 | 2023-03-31 | 浙江大学 | On-chip micro-groove array digital PCR chip based on electrical impedance detection and manufacturing method thereof |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1777036A (en) * | 2005-12-01 | 2006-05-24 | 复旦大学 | Hybrid two-layer folding circuit for high speed low-power consumption folding structure A/D converter |
| CN101309079A (en) * | 2007-05-14 | 2008-11-19 | 深圳艾科创新微电子有限公司 | Charge pump construction for phase lock loop circuit |
| CN101814917A (en) * | 2009-02-19 | 2010-08-25 | 中国科学院微电子研究所 | Self-correcting phaselocked loop frequency synthesizer capable of realizing frequency band selection |
| CN102914690A (en) * | 2012-10-09 | 2013-02-06 | 中国电力科学研究院 | High-speed and high-precision data acquisition system with ultralow power consumption |
-
2014
- 2014-02-12 CN CN201410049304.7A patent/CN103825614B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1777036A (en) * | 2005-12-01 | 2006-05-24 | 复旦大学 | Hybrid two-layer folding circuit for high speed low-power consumption folding structure A/D converter |
| CN101309079A (en) * | 2007-05-14 | 2008-11-19 | 深圳艾科创新微电子有限公司 | Charge pump construction for phase lock loop circuit |
| CN101814917A (en) * | 2009-02-19 | 2010-08-25 | 中国科学院微电子研究所 | Self-correcting phaselocked loop frequency synthesizer capable of realizing frequency band selection |
| CN102914690A (en) * | 2012-10-09 | 2013-02-06 | 中国电力科学研究院 | High-speed and high-precision data acquisition system with ultralow power consumption |
Non-Patent Citations (1)
| Title |
|---|
| 高速高精度流水线模数转换器的设计;蔡小波，李福乐;《电子产品世界》;20100930(第2010年第9期);25-27,31 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103825614A (en) | 2014-05-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103825614B (en) | A kind of high-speed low-power-consumption analog-digital converter of wideband input | |
| CN104135251B (en) | Phase interpolator | |
| CN101465645B (en) | Decimals/integer frequency divider | |
| WO2007086924B1 (en) | Self-tuning output digital filter for direct conversion delta-sigma transmitter | |
| KR20130135334A (en) | Non-uniform sampling technique using a voltage controlled oscillator | |
| US10128946B2 (en) | Visible light communication device and driving method thereof | |
| CN101640524A (en) | Spread spectrum clock generating circuit | |
| CN103684445A (en) | Multiphase high-resolution phase locked loop | |
| CN102340308B (en) | Fractional-N frequency synthesizer | |
| WO2015025966A1 (en) | Phase-digital converter, wireless communication device, integrated circuit, and wireless communication method | |
| CN104113333A (en) | Direct digital frequency synthesizer | |
| CN104639042B (en) | Low-power consumption is adjustable frequency multiplier | |
| CN108243132A (en) | A kind of signal modulating method and device | |
| CN103346810A (en) | Full-digital direct up-conversion circuit | |
| CN104980160B (en) | A kind of follow-on sigma-delta modulator and its operating method | |
| WO2004006436A3 (en) | Wireless communication device with phase-locked loop oscillator | |
| CN106842251B (en) | A kind of navigation signal capturing method and system | |
| CN201813398U (en) | Digital circuit for implementing binary frequency shift keying modulation | |
| CN101222206A (en) | Emendation method and apparatus for capacitance time constant of chip built-in resistance | |
| CN103633998B (en) | Low-power phase discriminator used for full digital phase-locked loop | |
| CN104868919B (en) | Clock pulse adjustment circuit and digital-analogue converting device | |
| CN210274030U (en) | Phase-locked loop circuit adopting switched capacitor type loop filter | |
| CN204168283U (en) | The zero intermediate frequency narrow-band reception circuit that a kind of bandwidth is adjustable | |
| CN104378107B (en) | Digital processing device improving phase lock frequency modulation circuit broadband modulation flatness | |
| CN101465650A (en) | Integral form analog-digital converter based on digital pulse-width modulation and analog-digital converting method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |