CN103825584A - Settable and resettable D trigger resisting single event upset and single event transient - Google Patents

Settable and resettable D trigger resisting single event upset and single event transient Download PDF

Info

Publication number
CN103825584A
CN103825584A CN201310674406.3A CN201310674406A CN103825584A CN 103825584 A CN103825584 A CN 103825584A CN 201310674406 A CN201310674406 A CN 201310674406A CN 103825584 A CN103825584 A CN 103825584A
Authority
CN
China
Prior art keywords
connects
drain electrode
grid
pipe
source electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310674406.3A
Other languages
Chinese (zh)
Other versions
CN103825584B (en
Inventor
池雅庆
姚龙
邱明新
梁斌
郭阳
陈书明
胡春媚
刘宗林
陈建军
孙永节
李振涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National University of Defense Technology
Original Assignee
National University of Defense Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National University of Defense Technology filed Critical National University of Defense Technology
Priority to CN201310674406.3A priority Critical patent/CN103825584B/en
Publication of CN103825584A publication Critical patent/CN103825584A/en
Application granted granted Critical
Publication of CN103825584B publication Critical patent/CN103825584B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention discloses a settable and resettable D trigger resisting single event upset and single event transient, so as to solve the problem of poor ability to resist single event upset and single event transient of the settable and resettable D trigger. According to the invention, the settable and resettable D trigger is composed of a clock circuit, a reset buffer circuit, a set buffer circuit, a master latch, a slave latch, an output buffer circuit and a buffer circuit; the master latch and the slave latch are redundant reinforcement latches; the master latch and the slave latch are orderly connected in series, and are connected with the clock circuit, the reset buffer circuit and the set buffer circuit; the master latch is connected with the buffer circuit; and the slave latch is connected with the output buffer circuit. Mutually redundant C2MOS circuits in the master latch and the slave latch are separated, which improves the ability to resist single event upset. Through the buffer circuit, an error is avoided under a long-duration single event transient, and the ability to resist single event transient is further improved through a dual mode redundant pathway.

Description

Setable and the reset d type flip flop of anti-single particle overturn and single-ion transient state
Technical field
The present invention relates to a kind of D master-slave flip-flop, particularly setable the and reset d type flip flop of a kind of anti-single particle overturn (Single Event Upset, SEU) and anti-single particle transient state (Single Event Transient, SET).
Background technology
In cosmic space, there are a large amount of high energy particles (proton, electronics, heavy ion etc.), sequence circuit in integrated circuit is subject to after these high-energy particle bombardments, the state of its maintenance likely overturns, this effect is called single-particle inversion effect, the LET(linear energy transfer of single-particle bombardment integrated circuit) value is higher, more easily produces single-particle inversion effect.Combinational circuit in integrated circuit is subject to after these high-energy particle bombardments, likely produce instantaneous electric pulse, this effect is called single-ion transient state effect, and the LET value of single-particle bombardment integrated circuit is higher, the instantaneous electric pulse duration producing is longer, and electric pulse is more easily gathered by sequence circuit.The upset if the state of sequence circuit makes a mistake, or single-ion transient state effect produce instantaneous electric pulse gathered by sequence circuit mistake, all can cause integrated circuit job insecurity even to produce fatal mistake, this is particularly serious in space flight, military field.Therefore, thus to integrated circuit reinforce reduce single-particle inversion effect and single-ion transient state effect more and more important.
D type flip flop is in integrated circuit, to use one of maximum timing unit, the anti-single particle overturn of the ability of its anti-single particle overturn and single-ion transient state to whole integrated circuit and the ability of single-ion transient state play a crucial role, and d type flip flop is carried out to corresponding reinforcing and can make the anti-single particle overturn of integrated circuit and single-ion transient state ability be improved.
Traditional d type flip flop is D master-slave flip-flop, generally forms by main latch with from level series of latches.Common lock storage is replaced with to DICE(Dual Interlocked Storage Cell, double interlocking memory cell) etc. redundancy ruggedized construction can realize primary particle inversion resistant d type flip flop.Transform on this basis input/output port, can realize anti-single particle overturn and single-ion transient state simultaneously.The people such as M.J.Myjak are at The47 ththe 47th IEEE Circuits and Systems Midwest international conference of IEEE International Midwest Symposium on Circuits and Systems() on " Enhanced Fault-Tolerant CMOS Memory Elements " (the strengthening fault-tolerant cmos memory cell) of delivering (2004, the I-453～I-456 page) on a kind of improved DICE circuit has been proposed, this circuit adopts DICE circuit to carry out anti-single particle overturn reinforcing, and bidirectional data line is divided into two write data lines and two read data lines, by the duplication redundancy of data wire, make at any time the single event transient pulse that propagates into DICE circuit by a certain data wire be difficult to cause the upset of whole circuit state, thereby realize the reinforcing for single-ion transient state.But there is positive feedback loop in the duplication redundancy of data wire, under compared with the single event transient pulse of long duration, can produce latch information upset, anti-single particle transient state ability is not high.
D.G.Mavis etc. are in the international Reliability Physics meeting of IEEE Reliability Physics Symposium() on time sampling d type flip flop circuit has been proposed in " Soft error rate mitigation techniques for modern microcircuits " (reducing the technology of modern microcircuit soft error rate) (2002 the 216th page-225 pages) of delivering.This circuit has been introduced delay and voting circuit in the feedback loop of latch data, thereby has possessed certain anti-single particle overturn and single-ion transient state ability.But voting circuit itself does not possess the ability of anti-single particle transient state, meeting output error data under single event transient pulse, anti-single particle transient state ability is not high.
Application number is the d type flip flop that 200910046337.5 Chinese patent discloses a kind of anti-single particle overturn and single event transient pulse.This invention is the d type flip flop that a kind of structure is similar to time sampling structure, comprises two variable connectors, two delay circuits, two shutter circuit and three inverters, has realized the reinforcing of anti-single particle overturn and the single-ion transient state of d type flip flop.This patent has the ability of anti-single particle transient state, but because the output Q of the 3rd reverser connects the input VIN0 of second variable connector, formed positive feedback loop, under compared with the single event transient pulse of long duration, can produce latch information upset, anti-single particle transient state ability is not high.
Some integrated circuit needs the state of d type flip flop in control integration circuit, forces d type flip flop output high level or low level and the data of wherein latch are set to logical one or logical zero.On the original architecture basics of d type flip flop, increase set and reset circuit and asserts signal end and reset signal end, can realize set and the resetting structure of d type flip flop self, and control set and the reset function of d type flip flop by set and reset signal.But at present setable not high with reset d type flip flop anti-single particle transient state and anti-single particle overturn ability, be unfavorable for using in the integrated circuit (IC) chip in the fields such as Aeronautics and Astronautics.
Application number is that 201110322677.3 Chinese patent discloses the primary particle inversion resistant setable and d type flip flop that can reset, as shown in Figure 1, this invention is by clock circuit, main latch, form from latch, reset buffer circuit, output buffer, can be under the single-particle bombardment compared with high LET value normal work and do not produce single-particle inversion.Because this invention does not adopt buffer circuits in clock circuit, before main latch, so do not possess the ability of anti-single particle transient state, and internal circuit configuration does not adopt duplication redundancy, in the time that the LET value of single-particle bombardment is higher, the some node upsets on circuit can cause whole circuit to overturn.
Application number is that 201110323908.2 Chinese patent discloses a kind of primary particle inversion resistant setable and d type flip flop that can reset, as shown in Figure 2, this invention is by clock circuit, main latch, form from latch, reset buffer circuit, output buffer, different from Fig. 1 is in output buffer, also to have introduced set and reset signal, can be under the single-particle bombardment compared with high LET value normal work and do not produce single-particle inversion.Because this invention does not adopt buffer circuit in clock circuit, before main latch, so do not possess the ability of anti-single particle transient state, and main latch, do not adopt duplication redundancy from latch, in the time that the LET value of single-particle bombardment is higher, the some node upsets on circuit can cause whole circuit to overturn.
Summary of the invention
The technical problem to be solved in the present invention is, for current setable and reset d type flip flop anti-single particle transient state and the not high problem of anti-single particle overturn ability, to propose the setable of a kind of anti-single particle overturn and single-ion transient state and reset d type flip flop.
Concretism of the present invention is: carry out duplication redundancy reinforcing to main latch with from latch, and can anti-single particle overturn; In clock circuit He before main latch, add buffer circuit, can anti-single particle transient state; Cut off the positive feedback loop that may be caused by single event transient pulse from latch, can under compared with the single event transient pulse of long duration, not overturn.
Setable and the reset d type flip flop of anti-single particle overturn of the present invention and single-ion transient state is by clock circuit, reset buffer circuit, set buffer circuit, main latch, from latch, output buffer and buffer the electric circuit constitute.Main latch and from latch be redundancy reinforce latch.Main latch and from series connection before and after latch, and be all connected with clock circuit, reset buffer circuit, set buffer circuit.Main latch is also connected with buffer circuits, is also connected with output buffer from latch.
Setable and the reset d type flip flop of anti-single particle overturn of the present invention and anti-single particle transient state has four inputs and an output.Four inputs are respectively clock signal input terminal CK, data-signal input D, asserts signal input SN and reset signal input RN; Output is Q.
Clock circuit has an input and four outputs, and input is CK, and output is c1, c2, cn1, cn2.Clock circuit is made up of 12 PMOS and ten four NMOSs, and in circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg57 of the 57 PMOS pipe connects CK, and drain electrode Pd57 connects the drain electrode Nd57 of the 57 NMOS pipe, and source electrode Ps57 connects power vd D; The grid Pg58 of the 58 PMOS pipe connects the drain electrode Pd57 of the 57 PMOS pipe, and drain electrode Pd58 connects the drain electrode Nd58 of the 58 NMOS pipe, and source electrode Ps58 connects power vd D; The grid Pg59 of the 59 PMOS pipe connects the drain electrode Pd58 of the 58 PMOS pipe, and drain electrode Pd59 connects the drain electrode Nd59 of the 59 NMOS pipe, and source electrode Ps59 connects power vd D; The grid Pg60 of the 60 PMOS pipe connects the drain electrode Pd59 of the 59 PMOS pipe, and drain electrode Pd60 connects the drain electrode Nd60 of the 60 NMOS pipe, and source electrode Ps60 connects power vd D; The grid Pg61 of the 61 PMOS pipe connects CK, and drain electrode Pd61 connects the source electrode Ps62 of the 62 PMOS pipe, and source electrode Ps61 connects VDD; The grid Pg62 of the 62 PMOS pipe connects the drain electrode Pd60 of the 60 PMOS pipe, and drain electrode Pd62 connects the drain electrode Nd61 of the 61 NMOS pipe, and as an output cn1 of clock circuit, source electrode Ps62 connects Pd61; The grid Pg63 of the 63 PMOS pipe connects CK, and drain electrode Pd63 connects the source electrode Ps64 of the 64 PMOS pipe, and source electrode Ps63 connects VDD; The grid Pg64 of the 64 PMOS pipe connects the drain electrode Pd60 of the 60 PMOS pipe, and drain electrode Pd64 connects the drain electrode Nd63 of the 63 NMOS pipe, and as an output cn2 of clock circuit, source electrode Ps64 connects Pd63; The grid Pg65 of the 65 PMOS pipe is as an output c1 of clock circuit, and drain electrode Pd65 connects the drain electrode Pd62 of the 62 PMOS pipe, and source electrode Ps65 connects VDD; The grid Pg66 of the 66 PMOS pipe connects the grid Ng67 of the 67 NMOS pipe an output c2 as clock circuit, and drain electrode Pd66 connects the drain electrode Nd67 of the 67 NMOS pipe and connects output cn2, and source electrode Ps66 connects VDD; The grid Pg67 of the 67 PMOS pipe connects output cn1, and drain electrode Pd67 connects output c1, and source electrode Ps67 connects VDD; The grid Pg68 of the 68 PMOS pipe connects output cn2, and drain electrode Pd68 connects output c2, and source electrode Ps68 connects VDD; The grid Ng57 of the 57 NMOS pipe connects CK, and drain electrode Nd57 connects the drain electrode Pd57 of the 57 PMOS pipe; The grid Ng58 of the 58 NMOS pipe connects the drain electrode Nd57 of the 57 NMOS pipe, and drain electrode Nd58 connects the drain electrode Pd58 of the 58 PMOS pipe, and source electrode Ns58 connects VSS; The grid Ng59 of the 59 NMOS pipe connects the drain electrode Nd58 of the 58 NMOS pipe, and drain electrode Nd59 connects the drain electrode Pd59 of the 59 PMOS pipe, and source electrode Ns59 connects VSS; The grid Ng60 of the 60 NMOS pipe connects the drain electrode Nd59 of the 59 NMOS pipe, and drain electrode Nd60 connects the drain electrode Pd60 of the 60 PMOS pipe, and source electrode Ns60 connects VSS; The grid Ng61 of the 61 NMOS pipe connects the drain electrode Nd60 of the 60 NMOS pipe, and source electrode Ns61 connects the drain electrode Nd62 of the 62 NMOS pipe, and drain electrode Nd61 connects cn1; The grid Ng62 of the 62 NMOS pipe connects CK, and drain electrode Nd62 connects the source electrode Ns61 of the 61 NMOS pipe, and source electrode Ns62 connects VSS; The grid Ng63 of the 63 NMOS pipe connects the drain electrode Nd60 of the 60 NMOS pipe, and source electrode Ns63 connects the drain electrode Nd64 of the 64 NMOS pipe, and drain electrode connects cn2; The grid Ng64 of the 64 NMOS pipe connects CK, and drain electrode Nd64 connects the source electrode Ns63 of the 63 NMOS pipe, and source electrode Ns64 connects VSS; The grid Ng65 of the 65 NMOS pipe connects output c1, and drain electrode Nd65 connects output cn1, and source electrode Ns65 connects the drain electrode Nd66 of the 66 NMOS pipe; The grid Ng66 of the 66 NMOS pipe connects output c1, and drain electrode Nd66 connects the 65 NMOS pipe source electrode Ns65, and source electrode Ns66 connects VSS; The grid Ng67 of the 67 NMOS pipe connects output c2, and drain electrode Nd67 connects output cn2, and source electrode Ns67 connects the 68 NMOS pipe drain electrode Nd68; The grid Ng68 of the 68 NMOS pipe connects output c2, and drain electrode Nd68 connects the 67 NMOS pipe source electrode Ns67, and source electrode Ns68 connects VSS; The grid Ng69 of the 69 NMOS pipe connects output cn1, and drain electrode Nd69 connects output c1, and source electrode Ns69 connects VSS; The grid Ng70 of the 70 NMOS pipe connects output cn2, and drain electrode Nd70 connects output c2, and source electrode Ns70 connects VSS.
Buffer circuits has an input and an output, and input is D, and output is D1.Buffer circuit is made up of eight PMOS pipes and eight NMOS pipes, and in buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg1 of the one PMOS pipe connects input D and is connected with the grid Ng1 of a NMOS pipe, and drain electrode Pd1 connects the drain electrode Ng1 of a NMOS pipe, and source electrode Ps1 connects VDD; The grid Pg2 of the 2nd PMOS pipe connects the drain electrode Pd1 of a PMOS pipe, and drain electrode Pd2 connects the drain electrode Nd2 of the 2nd NMOS pipe, and source electrode Ps2 connects VDD; The grid Pg3 of the 3rd PMOS pipe connects the drain electrode Pd2 of the 2nd PMOS pipe, and drain electrode Pd3 connects the drain electrode Nd3 of the 3rd NMOS pipe, and source electrode Ps3 connects VDD; The grid Pg4 of the 4th PMOS pipe connects the drain electrode Pd3 of the 3rd PMOS pipe, and drain electrode Pd4 connects the drain electrode Nd4 of the 4th NMOS pipe, and source electrode Ps4 connects VDD; The grid Pg5 of the 5th PMOS pipe connects the drain electrode Pd4 of the 4th PMOS pipe, and drain electrode Pd5 connects the drain electrode Nd5 of the 5th NMOS pipe, and source electrode Ps5 connects VDD; The grid Pg6 of the 6th PMOS pipe connects the drain electrode Pd5 of the 5th PMOS pipe, and drain electrode Pd6 connects the drain electrode Nd6 of the 6th NMOS pipe, and source electrode Ps6 connects VDD; The grid Pg7 of the 7th PMOS pipe connects the drain electrode Pd6 of the 6th PMOS pipe, and drain electrode Pd7 connects the drain electrode Nd7 of the 7th NMOS pipe, and source electrode Ps7 connects VDD; The grid Pg8 of the 8th PMOS pipe connects the drain electrode Pd7 of the 7th PMOS pipe, and drain electrode Pd8 connects the drain electrode Nd8 of the 8th NMOS pipe the output D1 as buffer, and source electrode Ps8 connects VDD; The grid Ng1 of the one NMOS pipe connects Pg1, and drain electrode Nd1 connects Pd1, and source electrode Ns1 connects VSS; The grid Ng2 of the 2nd NMOS pipe connects the drain electrode Nd1 of a NMOS pipe, and drain electrode Nd2 connects Pd2, and source electrode Ns2 connects VSS; The grid Ng3 of the 3rd NMOS pipe connects the drain electrode Nd2 of the 2nd NMOS pipe, and drain electrode Nd3 connects Pd3, and source electrode Ns3 connects VSS; The grid Ng4 of the 4th NMOS pipe connects the drain electrode Nd3 of the 3rd NMOS pipe, and drain electrode Nd4 connects Pd4, and source electrode Ns4 connects VSS; The grid Ng5 of the 5th NMOS pipe connects the drain electrode Nd4 of the 4th NMOS pipe, and drain electrode Nd5 connects Pd5, and source electrode Ns5 connects VSS; The grid Ng6 of the 6th NMOS pipe connects the drain electrode Nd5 of the 5th NMOS pipe, and drain electrode Nd6 connects Pd6, and source electrode Ns6 connects VSS; The grid Ng7 of the 7th NMOS pipe connects the drain electrode Nd6 of the 6th NMOS pipe, and drain electrode Nd7 connects Pd7, and source electrode Ns7 connects VSS; The grid Ng8 of the 8th NMOS pipe connects the drain electrode Nd7 of the 7th NMOS pipe, and drain electrode Nd8 connects Pd8, and source electrode Ns8 connects VSS.
Reset buffer circuit has an input and two outputs, and input is RN, and output is _ RN1_, _ RN2_.Reset buffer circuit is made up of 8 NMOS pipes and 8 PMOS pipes, and in reset buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg49 of the 49 PMOS pipe connects RN, and drain electrode Pd49 connects the drain electrode Nd49 of the 49 NMOS pipe, and source electrode Ps49 connects power vd D; The grid Pg50 of the 50 PMOS pipe connects the drain electrode Pd49 of the 49 PMOS pipe, and drain electrode Pd50 connects the drain electrode Nd50 of the 50 NMOS pipe, and source electrode Ps50 connects power vd D; The grid Pg51 of the 51 PMOS pipe connects the drain electrode Pd50 of the 50 PMOS pipe, and drain electrode Pd51 connects the drain electrode Nd51 of the 51 NMOS pipe, and source electrode Ps51 connects power vd D; The grid Pg52 of the 52 PMOS pipe connects the drain electrode Pd51 of the 51 PMOS pipe, and drain electrode Pd52 connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ps52 connects power vd D; The grid Pg53 of the 53 PMOS pipe connects RN, and drain electrode Pd53 connects the source electrode Ps54 of the 54 PMOS pipe, and source electrode Ps53 connects VDD; The grid Pg54 of the 54 PMOS pipe connects the drain electrode Pd52 of the 52 PMOS pipe, and drain electrode Pd54 connects the drain electrode Nd53 of the 53 NMOS pipe, and as an output _ RN1_ of reset buffer circuit; The grid Pg55 of the 55 PMOS pipe connects RN, and drain electrode Pd55 connects the source electrode Ps56 of the 56 PMOS pipe, and source electrode Ps55 connects VDD; The grid Pg56 of the 56 PMOS pipe connects the drain electrode Pd52 of the 52 PMOS pipe, and drain electrode Pd56 connects the drain electrode Nd55 of the 55 NMOS pipe, and as an output _ RN2_ of reset buffer circuit, source electrode Ps56 connects Pd55; The grid Ng49 of the 49 NMOS pipe connects RN, and drain electrode Nd49 connects the drain electrode Pd49 of the 49 PMOS pipe, and source electrode Ns49 connects VSS; The grid Ng50 of the 50 NMOS pipe connects the drain electrode Nd49 of the 49 NMOS pipe, and drain electrode Nd50 connects the drain electrode Pd50 of the 50 PMOS pipe, and source electrode Ns50 connects VSS; The grid Ng51 of the 51 NMOS pipe connects the drain electrode Nd50 of the 50 NMOS pipe, and drain electrode Nd51 connects the drain electrode Pd51 of the 51 PMOS pipe, and source electrode Ns51 connects VSS; The grid Ng52 of the 52 NMOS pipe connects the drain electrode Nd51 of the 51 NMOS pipe, and drain electrode Nd52 connects the drain electrode Pd52 of the 52 PMOS pipe, and source electrode Ns52 connects VSS; The grid Ng53 of the 53 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns53 connects the drain electrode Nd54 of the 54 NMOS pipe, drain electrode Nd53 connection _ RN1_; The grid Ng54 of the 54 NMOS pipe connects RN, and drain electrode Nd54 connects the source electrode Nd53 of the 53 NMOS pipe, and source electrode Ns54 connects VSS; The grid Ng55 of the 55 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns55 connects the drain electrode Nd56 of the 56 NMOS pipe, drain electrode Nd55 connection _ RN2_; The grid Ng56 of the 56 NMOS pipe connects RN, and drain electrode Nd56 connects the source electrode Nd55 of the 55 NMOS pipe, and source electrode Ns56 connects VSS.
Input of set buffer circuit and two outputs, input is SN, output is SN01, SN02.Set buffer circuit is made up of 10 NMOS pipes and 10 PMOS pipes, and in set buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg39 of the 39 PMOS pipe connects SN, and drain electrode Pd39 connects the drain electrode Nd39 of the 39 NMOS pipe, and source electrode Ps39 connects power vd D; The grid Pg40 of the 40 PMOS pipe connects the drain electrode Pd39 of the 39 PMOS pipe, and drain electrode Pd40 connects the drain electrode Nd40 of the 40 NMOS pipe, and source electrode Ps40 connects power vd D; The grid Pg41 of the 41 PMOS pipe connects the drain electrode Pd40 of the 40 PMOS pipe, and drain electrode Pd41 connects the drain electrode Nd41 of the 41 NMOS pipe, and source electrode Ps41 connects power vd D; The grid Pg42 of the 42 PMOS pipe connects the drain electrode Pd41 of the 41 PMOS pipe, and drain electrode Pd42 connects the drain electrode Nd42 of the 42 NMOS pipe, and source electrode Ps42 connects power vd D; The grid Pg43 of the 43 PMOS pipe connects SN, and drain electrode Pd43 connects the source electrode Ps44 of the 44 PMOS pipe, and source electrode Ps43 connects VDD; The grid Pg44 of the 44 PMOS pipe connects the drain electrode Pd42 of the 42 PMOS pipe, and drain electrode Pd44 connects the drain electrode Nd43 of the 43 NMOS pipe; The grid Pg45 of the 45 PMOS pipe connects SN, and drain electrode Pd45 connects the source electrode Ps46 of the 46 PMOS pipe, and source electrode Ps45 connects VDD; The grid Pg46 of the 46 PMOS pipe connects the drain electrode Pd42 of the 42 PMOS pipe, and drain electrode Pd46 connects the drain electrode Nd45 of the 45 NMOS pipe; The grid Pg47 of the 47 PMOS pipe connects the drain electrode Pd44 of the 44 PMOS pipe, and drain electrode Pd47 connects the drain electrode Nd47 of the 47 NMOS pipe, and as an output SN01 of set buffer circuit, source electrode Ps47 connects VDD; The 48 gate pmos utmost point Pg48 connects the drain electrode Pd46 of the 46 PMOS pipe, and drain electrode Pd48 connects the drain electrode Nd48 of the 48 NMOS pipe, and as an output SN02 of set buffer circuit, source electrode Ps48 connects VDD; The grid Ng39 of the 39 NMOS pipe connects SN, and drain electrode Nd39 connects the drain electrode Pd39 of the 39 PMOS pipe, and source electrode Ns39 connects VSS; The grid Ng40 of the 40 NMOS pipe connects the drain electrode Nd39 of the 39 NMOS pipe, and drain electrode Nd40 connects the drain electrode Pd40 of the 40 PMOS pipe, and source electrode Ns40 connects VSS; The grid Ng41 of the 41 NMOS pipe connects the drain electrode Nd40 of the 40 NMOS pipe, and drain electrode Nd41 connects the drain electrode Pd41 of the 41 PMOS pipe, and source electrode Ns41 connects VSS; The grid Ng42 of the 42 NMOS pipe connects the drain electrode Nd41 of the 41 NMOS pipe, and drain electrode Nd42 connects the drain electrode Pd42 of the 42 PMOS pipe, and source electrode Ns42 connects VSS; The grid Ng43 of the 43 NMOS pipe connects the drain electrode Nd42 of the 42 NMOS pipe, and source electrode Ns43 connects the drain electrode Nd44 of the 44 NMOS pipe, and drain electrode Nd43 connects the drain electrode Pd44 of the 44 PMOS pipe; The grid Ng44 of the 44 NMOS pipe connects SN, and drain electrode Nd44 connects the source electrode Nd43 of the 43 NMOS pipe, and source electrode Ns44 connects VSS; The grid Ng45 of the 45 NMOS pipe connects the drain electrode Nd42 of the 42 NMOS pipe, and source electrode Ns45 connects the drain electrode Nd46 of the 46 NMOS pipe, and drain electrode Nd45 connects the drain electrode Pd46 of the 46 PMOS pipe; The grid Ng46 of the 46 NMOS pipe connects SN, and drain electrode Nd46 connects the source electrode Nd45 of the 45 NMOS pipe, and source electrode Ns46 connects VSS; The grid Ng47 of the 47 NMOS pipe connects the drain electrode Pd44 of the 44 PMOS pipe, and drain electrode Nd47 connects the drain electrode Pd47 of the 47 PMOS pipe, and source electrode Ns47 connects VSS; The 48 NMOS tube grid Ng48 connects the drain electrode Pd46 of the 46 PMOS pipe, and drain electrode Nd48 connects the drain electrode Pd48 of the 48 PMOS pipe, and source electrode Ns48 connects VSS.
Main latch has ten inputs and two outputs, input and D, and D1, c1, c2, cn1, cn2, _ RN1_, _ RN2_, SN01, SN02 is connected; Output is m1, m1r.Main latch is made up of 16 PMOS and 16 NMOS, and in main latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg9 of the 9th PMOS connects D, and drain electrode Pd9 connects the source electrode Ps10 of the tenth PMOS, and source electrode Ps9 connects VDD; The grid Pg10 of the tenth PMOS connects D1, and source electrode Ps10 connects the drain electrode Pd9 of the 9th PMOS pipe, and drain electrode Pd10 connects the source electrode Ps11 of the 11 PMOS pipe; The grid Pg11 of the 11 PMOS pipe connects c1, and source electrode Ps11 connects the drain electrode Pd10 of the tenth PMOS pipe, and drain electrode Pd11 connects the 9th NMOS drain electrode Nd9; The grid Pg12 of the 12 PMOS connects D, and drain electrode connects the source electrode Ps13 of the 13 PMOS, and source electrode Ps12 connects VDD; The grid Pg13 of the 13 PMOS connects D1, and source electrode Ps13 connects the drain electrode Pd12 of the 12 PMOS pipe, and drain electrode Pd13 connects the source electrode Ps14 of the 14 PMOS pipe; The grid Pg14 of the 14 PMOS pipe connects c2, and source electrode Ps14 connects the drain electrode Pd13 of the 13 PMOS pipe, and drain electrode Pd14 connects the 12 NMOS drain electrode Nd12; The grid Pg15 connection _ RN1_ of the 15 PMOS pipe, drain electrode Pd15 connects the source electrode Ps16 of the 16 PMOS pipe, and source electrode Ps15 connects power vd D; The grid Pg16 of the 16 PMOS pipe connects Pd11, and drain electrode Pd16 connects the drain electrode Nd15 of the 15 NMOS pipe the output m1 as main latch, and source electrode Ps16 connects Pd15; The grid Pg17 of the 17 PMOS pipe connects SN01, and drain electrode Pd17 connects Pd16, and source electrode Ps17 connects power vd D; The grid Pg18 connection _ RN2_ of the 18 PMOS pipe, drain electrode Pd18 connects the source electrode Ps19 of the 19 PMOS pipe, and source electrode Ps18 connects power vd D; The grid Pg19 of the 19 PMOS pipe connects Pd14, and drain electrode Pd19 connects the drain electrode Nd18 of the 18 NMOS pipe, and source electrode Ps19 connects Pd18; The grid Pg20 of the 20 PMOS pipe connects SN02, and drain electrode Pd20 connects Pd19 the output m1r as main latch, and source electrode Ps20 connects power vd D; The grid Pg21 of the 21 PMOS pipe connects Pd19, and drain electrode Pd21 connects the source electrode Ps22 of the 22 PMOS pipe, and source electrode Ps21 connects power vd D; The grid Pg22 of the 22 PMOS pipe connects cn1, and drain electrode Pd22 connects drain electrode Nd21 and the 16 gate pmos utmost point Pg16 of the 21 NMOS pipe, and source electrode Ps22 connects Pd21; The grid Pg23 of the 23 PMOS pipe connects Pd16, and drain electrode Pd23 connects the source electrode Ps24 of the 24 PMOS pipe, and source electrode Ps23 connects power vd D; The grid Pg24 of the 24 PMOS pipe connects cn2, and drain electrode Pd24 connects drain electrode Nd23 and the 19 gate pmos utmost point Pg19 of the 23 NMOS pipe, and source electrode Ps24 connects Pd23; The grid Ng9 of the 9th NMOS pipe connects cn1, and source electrode Ns9 connects the drain electrode Nd10 of the tenth NMOS pipe, and drain electrode Nd9 connects the drain electrode Pd11 of the 11 PMOS pipe; The grid Ng10 of the tenth NMOS pipe connects D1, and drain electrode Nd10 connects the source electrode Ns9 of the 9th NMOS pipe, and source electrode Ns10 connects Nd11; The grid Ng11 of the 11 NMOS pipe connects input D, and drain electrode Nd11 connects Ns10, and source electrode Ns11 connects VSS; The grid Ng12 of the 12 NMOS pipe connects cn2, and source electrode Ns12 connects the drain electrode Nd13 of the 13 NMOS pipe, and drain electrode Nd12 connects the drain electrode Pd14 of the 14 PMOS pipe; The grid Ng13 of the 13 NMOS pipe connects D1, and drain electrode Nd13 connects the source electrode Ns12 of the 12 NMOS pipe, and source electrode Ns13 connects Nd14; The grid Ng14 of the 14 NMOS pipe connects input D, and drain electrode Nd14 connects Ns13, and source electrode Ns11 connects VSS; The grid Ng15 of the 15 NMOS pipe connects Pd14, and drain electrode Nd15 connects Pd16, and source electrode Ns15 connects the drain electrode Nd17 of the 17 NMOS pipe; The grid Ng16 connection _ RN2_ of the 16 NMOS pipe, drain electrode Nd16 connects Pd16, and source electrode Ns16 connects Nd17; The grid Ng17 of the 17 NMOS pipe connects SN02, and drain electrode Nd17 connects Ns15, source electrode Ns17 ground connection VSS; The grid Ng18 of the 18 NMOS pipe connects Pd11, and drain electrode Nd18 connects Pd19, and source electrode Ns18 connects the drain electrode Nd20 of the 20 NMOS pipe; The grid Ng19 connection _ RN1_ of the 19 NMOS pipe, drain electrode Nd19 connects Pd19, and source electrode Ns19 connects Nd20; The grid Ng20 of the 20 NMOS pipe connects SN01, and drain electrode Nd20 connects Ns18, source electrode Ns20 ground connection VSS; The grid Ng21 of the 21 NMOS pipe connects c1, and drain electrode Nd21 connects Pd22, and source electrode Ns21 connects the drain electrode Nd22 of the 22 NMOS pipe; The grid Ng22 of the 22 NMOS pipe connects Pd16, and drain electrode Nd22 connects Ns21, source electrode Ns22 ground connection VSS; The grid Ng23 of the 23 NMOS pipe connects c2, and drain electrode Nd23 connects Pd24, and source electrode Ns23 connects the drain electrode Nd24 of the 24 NMOS pipe; The grid Ng24 of the 24 NMOS pipe connects Pd19, and drain electrode Nd24 connects Ns23, source electrode Ns24 ground connection VSS.
There are ten inputs and two outputs from latch, input and c1, c2, cn1, cn2, m1, m1r, _ RN1_, _ RN2_, SN01, SN02, is connected; Output is s1, s1r.Be made up of 14 PMOS pipes and ten four NMOS pipes from latch, from latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg25 of the 25 PMOS pipe connects m1r, and drain electrode Pd25 connects the source electrode Ps26 of the 26 PMOS pipe, and source electrode Ps25 connects power vd D; The grid Pg26 of the 26 PMOS pipe connects cn1, and drain electrode Pd26 connects the drain electrode Nd25 of the 25 NMOS pipe, and source electrode connects Pd25; The grid Pg27 of the 27 PMOS pipe connects m1, and drain electrode Pd27 connects the source electrode Ps28 of the 28 PMOS pipe, and source electrode Ps27 connects power vd D; The grid Pg28 of the 28 PMOS pipe connects cn2, and drain electrode Pd28 connects the drain electrode Nd27 of the 27 NMOS pipe, and source electrode connects Pd27; The grid Pg29 connection _ RN1_ of the 29 PMOS pipe, drain electrode Pd29 connects the source electrode Ps30 of the 30 PMOS pipe, and source electrode Ps29 connects power vd D; The grid Pg30 of the 30 PMOS pipe connects Pd26, and drain electrode Pd30 connects the drain electrode Nd29 of the 29 NMOS pipe and as the output s1 from latch, source electrode Ps30 connects Pd29; The grid Pg31 of the 31 PMOS pipe connects SN01, and drain electrode Pd31 connects Pd30, and source electrode Ps31 connects power vd D; The grid Pg32 connection _ RN2_ of the 32 PMOS pipe, drain electrode Pd32 connects the source electrode Ps33 of the 33 PMOS pipe, and source electrode Ps32 connects power vd D; The grid Pg33 of the 33 PMOS pipe connects Pd28, and drain electrode Pd33 connects the drain electrode Nd32 of the 32 NMOS pipe and as the output s1r from latch, source electrode Ps33 connects Pd32; The grid Pg34 of the 34 PMOS pipe connects SN02, and drain electrode Pd34 connects Pd33 and connects output s1r, and source electrode Ps34 connects power vd D; The grid Pg35 of the 35 PMOS pipe connects Pd33, and drain electrode Pd35 connects the source electrode Ps36 of the 36 PMOS pipe, and source electrode Ps35 connects power vd D; The grid Pg36 of the 36 PMOS pipe connects c1, and drain electrode Pd36 connects drain electrode Nd35 and the 30 gate pmos utmost point Pg30 of the 35 NMOS pipe, and source electrode Ps36 connects Pd35; The grid Pg37 of the 37 PMOS pipe connects Pd30, and drain electrode Pd37 connects the source electrode Ps38 of the 38 PMOS pipe, and source electrode Ps37 connects power vd D; The grid Pg38 of the 38 PMOS pipe connects c2, and drain electrode Pd38 connects drain electrode Nd37 and the 33 gate pmos utmost point Pg33 of the 37 NMOS pipe, and source electrode Ps38 connects Pd37; The grid Ng25 of the 25 NMOS pipe connects c1, and drain electrode Nd25 connects Pd26, and source electrode Ns25 connects the drain electrode Nd26 of the 26 NMOS pipe; The grid Ng26 of the 26 NMOS pipe connects m1, and drain electrode Nd26 connects Ns25, source electrode Ns26 ground connection VSS; The grid Ng27 of the 27 NMOS pipe connects c2, and drain electrode Nd27 connects Pd28, and source electrode Ns27 connects the drain electrode Nd28 of the 28 NMOS pipe; The grid Ng28 of the 28 NMOS pipe connects m1r, and drain electrode Nd28 connects Ns27, source electrode Ns28 ground connection VSS; The grid Ng29 of the 29 NMOS pipe connects Pd28, and drain electrode Nd29 connects Pd30, and source electrode Ns29 connects the drain electrode Nd31 of the 31 NMOS pipe; The grid Ng30 connection _ RN2_ of the 30 NMOS pipe, drain electrode Nd30 connects Pd30, and source electrode Ns30 connects Nd31; The grid Pg31 of the 31 NMOS pipe connects SN02, and drain electrode Nd31 connects Ns29, source electrode Ns31 ground connection VSS; The grid Ng32 of the 32 NMOS pipe connects Pd26, and drain electrode Nd32 connects Pd33, and source electrode Ns32 connects the drain electrode Nd34 of the 34 NMOS pipe; The grid Ng33 connection _ RN1_ of the 33 NMOS pipe, drain electrode Nd33 connects Pd33, and source electrode Ns33 connects Nd34; The grid Ng34 of the 34 NMOS pipe connects SN01, and drain electrode Nd34 connects Ns32, source electrode Ns32 ground connection VSS; The grid Ng35 of the 35 NMOS pipe connects cn1, and drain electrode Nd35 connects Pd34, and source electrode Ns35 connects the drain electrode Nd36 of the 36 NMOS pipe; The grid Ng36 of the 36 NMOS pipe connects Pd30, and drain electrode Nd36 connects Ns35, source electrode Ns36 ground connection VSS; The grid Ng37 of the 37 NMOS pipe connects cn2, and drain electrode Nd37 connects Pd38, and source electrode Ns37 connects the drain electrode Nd38 of the 38 NMOS pipe; The grid Ng38 of the 38 NMOS pipe connects Pd33, and drain electrode Nd38 connects Ns37, source electrode Ns38 ground connection VSS.
Output buffer has two inputs and an output, and input connects s1 and s1r, and output is Q.Output buffer is made up of two PMOS pipes and two NMOS pipes, and in output buffer, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg69 of the 69 PMOS pipe connects s1r, and drain electrode Pd69 connects the drain electrode Nd71 of the 71 NMOS pipe, and source electrode Ps69 connects power vd D; The grid Pg70 of the 70 PMOS pipe connects the drain electrode Pd69 of the 69 PMOS pipe, and drain electrode Pd70 connects the drain electrode Nd72 of the 72 NMOS pipe, and as the output Q of inverter circuit, source electrode Ps70 connects power vd D; The grid Ng71 of the 71 NMOS pipe connects s1, and drain electrode Nd71 connects the drain electrode Pd69 of the 69 PMOS pipe; The grid Ng72 of the 72 NMOS pipe connects the drain electrode Nd71 of the 71 NMOS pipe, and drain electrode Nd72 connects the drain electrode Pd70 of the 70 PMOS pipe, and source electrode Ns72 connects VSS.
Setable and the reset d type flip flop course of work of anti-single particle overturn of the present invention and anti-single particle transient state is as follows:
Setable and the reset d type flip flop of anti-single particle overturn of the present invention and single-ion transient state can carry out set and reset at any time, and set and reset function are that asserts signal input and RN are reset signal input co-controlling by SN.
When SN is that low level, RN are while being high level or low level, setable and the reset d type flip flop of anti-single particle overturn of the present invention and single-ion transient state enters SM set mode, be main latch and from latch all by latching logic " 1 " by force, the output Q of output buffer is high level.
When SN is that high level, RN are while being low level, setable and the reset d type flip flop of anti-single particle overturn of the present invention and single-ion transient state enters reset mode, be main latch and from latch all by latching logic " 0 " by force, the output Q of output buffer is low level.
When SN is that high level, RN are while being high level, setable and the reset d type flip flop of anti-single particle overturn of the present invention and single-ion transient state is in normal operating conditions, clock circuit receives CK, after being cushioned, it produces cn1 and the cn2 reverse with CK by the inverter circuit forming in the middle of circuit, inverter circuit by circuit end produces and CK c1 and c2 in the same way, and cn1, cn2, c1 and c2 is passed to main latch and from latch.Buffer circuits receives D, D is postponed to the D1 of rear output and D homophase.Be between low period at CK, cn1 and cn2 are that high level, c1 and c2 are low level, main latch is opened, receive D and D1, and in D and D1 may with single event transient pulse carry out filtering, then export and m1 and the m1r of D homophase by latch, from latch in preservation state, do not receive m1, the m1r of main latch output, but preserve m1, the m1r that a CK trailing edge samples; Be between high period at CK, cn1 and cn2 are that low level, c1 and c2 are high level, main latch is in preservation state, preserve m1 and the m1r of D that previous CK rising edge samples and D1 output and D homophase, open and receive output m1 and the m1r of main latch from latch, to m1 with m1r cushions and s1 and the s1r of output and m1 and m1r homophase.Output buffer all will receive output s1 and the s1r from latch at any time, to the Q of s1 and s1r buffering output and s1 and s1r homophase.
After reset buffer circuit postpones input signal by the C of duplication redundancy 2in MOS structure filtering RN may with single event transient pulse, and by output with RN homophase _ RN1_ and _ RN2_ sends into main latch and from latch, the control of the behavior that resets.
After set buffer circuit postpones input signal by the C of duplication redundancy 2in MOS structure filtering SN may with single event transient pulse, and by output with the SN01 of SN homophase and SN02 sends into main latch and from latch, carry out the control of set behavior.
Adopt the present invention can reach following technique effect:
The anti-single particle overturn of the setable and reset d type flip flop of anti-single particle overturn of the present invention and single-ion transient state and anti-single particle transient state ability are better than the d type flip flop of the unguyed d type flip flop of tradition, time sampling reinforcing and the d type flip flop that traditional duplication redundancy is reinforced.The present invention transforms the unguyed d type flip flop structure of tradition, has all carried out duplication redundancy reinforcing to main latch with from latch, and for main latch and from latch C 2mOS circuit improves, and separates the C of redundancy each other 2on in MOS circuit, draw PMOS pipe and pull-down NMOS pipe, improved the primary particle inversion resistant ability of the present invention.In clock circuit He before main latch, add buffer circuits, the present invention is not made a mistake under long-term single event transient pulse; By well-designed duplication redundancy path, cut off the positive feedback loop that may be caused by single event transient pulse from latch, further increase the ability of anti-single particle transient state.Setable and the reset d type flip flop of anti-single particle overturn of the present invention and single-ion transient state is suitable for the standard cell lib of anti-single particle overturn and anti-single particle transient state reinforcing integrated circuit, is applied to the fields such as Aeronautics and Astronautics.
Accompanying drawing explanation
Fig. 1 is that application number is 201110322677.3 the primary particle inversion resistant setable and d type flip flop overall logic structural representation that can reset
Fig. 2 is that application number is 201110323908.2 the primary particle inversion resistant setable and d type flip flop overall logic structural representation that can reset of one
Fig. 3 is the setable of anti-single particle overturn of the present invention and single-ion transient state and reset d type flip flop overall logic structural representation.
Fig. 4 is the clock circuit structural representation of the setable of anti-single particle overturn of the present invention and single-ion transient state and reset d type flip flop.
Fig. 5 is buffer circuit configuration schematic diagram in the setable of anti-single particle overturn of the present invention and single-ion transient state and reset d type flip flop.
Fig. 6 is the setable of anti-single particle overturn of the present invention and single-ion transient state and the mid-bit buffering electrical block diagram of reset d type flip flop
Fig. 7 is the buffer circuit structural representation that resets in the setable of anti-single particle overturn of the present invention and single-ion transient state and reset d type flip flop
Fig. 8 is main latch structural representation in the setable of anti-single particle overturn of the present invention and single-ion transient state and reset d type flip flop.
Fig. 9 is from latch structure schematic diagram in the setable of anti-single particle overturn of the present invention and single-ion transient state and reset d type flip flop.
Figure 10 is output buffer structural representation in the setable of anti-single particle overturn of the present invention and single-ion transient state and reset d type flip flop.
Embodiment
Fig. 3 is the setable of anti-single particle overturn of the present invention and single-ion transient state and reset d type flip flop logical construction schematic diagram.The present invention is by clock circuit (as shown in Figure 4), buffer circuits (as shown in Figure 5), set buffer circuit (as shown in Figure 6), reset buffer circuit (as shown in Figure 7), main latch (as shown in Figure 8), form from latch (as shown in Figure 9) and output buffer (as shown in figure 10).Setable and the reset d type flip flop of anti-single particle overturn of the present invention and single-ion transient state has four inputs and an output.Four inputs are respectively that CK is that clock signal input terminal, D are that data-signal input, RN are that reset signal input and SN are asserts signal input; Output is Q.Clock circuit receives CK, and CK is carried out exporting respectively c1, c2 and cn1, cn2 after buffered.Main latch receive D, D1, c1, c2 and cn1, cn2 and _ RN1_, _ RN2_ and SN01, SN02, main latch c1, c2 and cn1, cn2 and _ output m1, m1r after D and D1 being carried out to latch under the control of RN1_, _ RN2_ and SN01, SN02 and processing.Receive m1, m1r and c1, c2 and cn1, cn2, _ RN1_, _ RN2_ and SN01, SN02 from latch, export respectively s1, s1r after m1, m1r being carried out to latch processing from latch under the control of c1, c2 and cn1, cn2, _ RN1_, _ RN2_ and SN01, SN02.Output buffer receives s1, s1r, and it is carried out exporting Q after buffered.
As shown in Figure 4, clock circuit has an input and four outputs, and input is CK, and output is c1, c2, cn1, cn2.Clock circuit is made up of 12 PMOS and ten four NMOSs, and in circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg57 of the 57 PMOS pipe connects CK, and drain electrode Pd57 connects the drain electrode Nd57 of the 57 NMOS pipe, and source electrode Ps57 connects power vd D; The grid Pg58 of the 58 PMOS pipe connects the drain electrode Pd57 of the 57 PMOS pipe, and drain electrode Pd58 connects the drain electrode Nd58 of the 58 NMOS pipe, and source electrode Ps58 connects power vd D; The grid Pg59 of the 59 PMOS pipe connects the drain electrode Pd58 of the 58 PMOS pipe, and drain electrode Pd59 connects the drain electrode Nd59 of the 59 NMOS pipe, and source electrode Ps59 connects power vd D; The grid Pg60 of the 60 PMOS pipe connects the drain electrode Pd59 of the 59 PMOS pipe, and drain electrode Pd60 connects the drain electrode Nd60 of the 60 NMOS pipe, and source electrode Ps60 connects power vd D; The grid Pg61 of the 61 PMOS pipe connects CK, and drain electrode Pd61 connects the source electrode Ps62 of the 62 PMOS pipe, and source electrode Ps61 connects VDD; The grid Pg62 of the 62 PMOS pipe connects the drain electrode Pd60 of the 60 PMOS pipe, and drain electrode Pd62 connects the drain electrode Nd61 of the 61 NMOS pipe, and as an output cn1 of clock circuit, source electrode Ps62 connects Pd61; The grid Pg63 of the 63 PMOS pipe connects CK, and drain electrode Pd63 connects the source electrode Ps64 of the 64 PMOS pipe, and source electrode Ps63 connects VDD; The grid Pg64 of the 64 PMOS pipe connects the drain electrode Pd60 of the 60 PMOS pipe, and drain electrode Pd64 connects the drain electrode Nd63 of the 63 NMOS pipe, and as an output cn2 of clock circuit, source electrode Ps64 connects Pd63; The grid Pg65 of the 65 PMOS pipe is as an output c1 of clock circuit, and drain electrode Pd65 connects the drain electrode Pd62 of the 62 PMOS pipe, and source electrode Ps65 connects VDD; The grid Pg66 of the 66 PMOS pipe connects the grid Ng67 of the 67 NMOS pipe an output c2 as clock circuit, and drain electrode Pd66 connects the drain electrode Nd67 of the 67 NMOS pipe and connects output cn2, and source electrode Ps66 connects VDD; The grid Pg67 of the 67 PMOS pipe connects output cn1, and drain electrode Pd67 connects output c1, and source electrode Ps67 connects VDD; The grid Pg68 of the 68 PMOS pipe connects output cn2, and drain electrode Pd68 connects output c2, and source electrode Ps68 connects VDD; The grid Ng57 of the 57 NMOS pipe connects CK, and drain electrode Nd57 connects the drain electrode Pd57 of the 57 PMOS pipe; The grid Ng58 of the 58 NMOS pipe connects the drain electrode Nd57 of the 57 NMOS pipe, and drain electrode Nd58 connects the drain electrode Pd58 of the 58 PMOS pipe, and source electrode Ns58 connects VSS; The grid Ng59 of the 59 NMOS pipe connects the drain electrode Nd58 of the 58 NMOS pipe, and drain electrode Nd59 connects the drain electrode Pd59 of the 59 PMOS pipe, and source electrode Ns59 connects VSS; The grid Ng60 of the 60 NMOS pipe connects the drain electrode Nd59 of the 59 NMOS pipe, and drain electrode Nd60 connects the drain electrode Pd60 of the 60 PMOS pipe, and source electrode Ns60 connects VSS; The grid Ng61 of the 61 NMOS pipe connects the drain electrode Nd60 of the 60 NMOS pipe, and source electrode Ns61 connects the drain electrode Nd62 of the 62 NMOS pipe, and drain electrode Nd61 connects cn1; The grid Ng62 of the 62 NMOS pipe connects CK, and drain electrode Nd62 connects the source electrode Ns61 of the 61 NMOS pipe, and source electrode Ns62 connects VSS; The grid Ng63 of the 63 NMOS pipe connects the drain electrode Nd60 of the 60 NMOS pipe, and source electrode Ns63 connects the drain electrode Nd64 of the 64 NMOS pipe, and drain electrode connects cn2; The grid Ng64 of the 64 NMOS pipe connects CK, and drain electrode Nd64 connects the source electrode Ns63 of the 63 NMOS pipe, and source electrode Ns64 connects VSS; The grid Ng65 of the 65 NMOS pipe connects output c1, and drain electrode Nd65 connects output cn1, and source electrode Ns65 connects the drain electrode Nd66 of the 66 NMOS pipe; The grid Ng66 of the 66 NMOS pipe connects output c1, and drain electrode Nd66 connects the 65 NMOS pipe source electrode Ns65, and source electrode Ns66 connects VSS; The grid Ng67 of the 67 NMOS pipe connects output c2, and drain electrode Nd67 connects output cn2, and source electrode Ns67 connects the 68 NMOS pipe drain electrode Nd68; The grid Ng68 of the 68 NMOS pipe connects output c2, and drain electrode Nd68 connects the 67 NMOS pipe source electrode Ns67, and source electrode Ns68 connects VSS; The grid Ng69 of the 69 NMOS pipe connects output cn1, and drain electrode Nd69 connects output c1, and source electrode Ns69 connects VSS; The grid Ng70 of the 70 NMOS pipe connects output cn2, and drain electrode Nd70 connects output c2, and source electrode Ns70 connects VSS.
As shown in Figure 5, buffer circuits has an input and an output, and input is D, and output is D1.Buffer circuit is made up of eight PMOS pipes and eight NMOS pipes, and in buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg1 of the one PMOS pipe connects input D and is connected with the grid Ng1 of a NMOS pipe, and drain electrode Pd1 connects the drain electrode Ng1 of a NMOS pipe, and source electrode Ps1 connects VDD; The grid Pg2 of the 2nd PMOS pipe connects the drain electrode Pd1 of a PMOS pipe, and drain electrode Pd2 connects the drain electrode Nd2 of the 2nd NMOS pipe, and source electrode Ps2 connects VDD; The grid Pg3 of the 3rd PMOS pipe connects the drain electrode Pd2 of the 2nd PMOS pipe, and drain electrode Pd3 connects the drain electrode Nd3 of the 3rd NMOS pipe, and source electrode Ps3 connects VDD; The grid Pg4 of the 4th PMOS pipe connects the drain electrode Pd3 of the 3rd PMOS pipe, and drain electrode Pd4 connects the drain electrode Nd4 of the 4th NMOS pipe, and source electrode Ps4 connects VDD; The grid Pg5 of the 5th PMOS pipe connects the drain electrode Pd4 of the 4th PMOS pipe, and drain electrode Pd5 connects the drain electrode Nd5 of the 5th NMOS pipe, and source electrode Ps5 connects VDD; The grid Pg6 of the 6th PMOS pipe connects the drain electrode Pd5 of the 5th PMOS pipe, and drain electrode Pd6 connects the drain electrode Nd6 of the 6th NMOS pipe, and source electrode Ps6 connects VDD; The grid Pg7 of the 7th PMOS pipe connects the drain electrode Pd6 of the 6th PMOS pipe, and drain electrode Pd7 connects the drain electrode Nd7 of the 7th NMOS pipe, and source electrode Ps7 connects VDD; The grid Pg8 of the 8th PMOS pipe connects the drain electrode Pd7 of the 7th PMOS pipe, and drain electrode Pd8 connects the drain electrode Nd8 of the 8th NMOS pipe the output D1 as buffer, and source electrode Ps8 connects VDD; The grid Ng1 of the one NMOS pipe connects Pg1, and drain electrode Nd1 connects Pd1, and source electrode Ns1 connects VSS; The grid Ng2 of the 2nd NMOS pipe connects the drain electrode Nd1 of a NMOS pipe, and drain electrode Nd2 connects Pd2, and source electrode Ns2 connects VSS; The grid Ng3 of the 3rd NMOS pipe connects the drain electrode Nd2 of the 2nd NMOS pipe, and drain electrode Nd3 connects Pd3, and source electrode Ns3 connects VSS; The grid Ng4 of the 4th NMOS pipe connects the drain electrode Nd3 of the 3rd NMOS pipe, and drain electrode Nd4 connects Pd4, and source electrode Ns4 connects VSS; The grid Ng5 of the 5th NMOS pipe connects the drain electrode Nd4 of the 4th NMOS pipe, and drain electrode Nd5 connects Pd5, and source electrode Ns5 connects VSS; The grid Ng6 of the 6th NMOS pipe connects the drain electrode Nd5 of the 5th NMOS pipe, and drain electrode Nd6 connects Pd6, and source electrode Ns6 connects VSS; The grid Ng7 of the 7th NMOS pipe connects the drain electrode Nd6 of the 6th NMOS pipe, and drain electrode Nd7 connects Pd7, and source electrode Ns7 connects VSS; The grid Ng8 of the 8th NMOS pipe connects the drain electrode Nd7 of the 7th NMOS pipe, and drain electrode Nd8 connects Pd8, and source electrode Ns8 connects VSS.
As shown in Figure 6, input of set buffer circuit and two outputs, input is SN, output is SN01, SN02.Set buffer circuit is made up of 10 NMOS pipes and 10 PMOS pipes, and in set buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg39 of the 39 PMOS pipe connects SN, and drain electrode Pd39 connects the drain electrode Nd39 of the 39 NMOS pipe, and source electrode Ps39 connects power vd D; The grid Pg40 of the 40 PMOS pipe connects the drain electrode Pd39 of the 39 PMOS pipe, and drain electrode Pd40 connects the drain electrode Nd40 of the 40 NMOS pipe, and source electrode Ps40 connects power vd D; The grid Pg41 of the 41 PMOS pipe connects the drain electrode Pd40 of the 40 PMOS pipe, and drain electrode Pd41 connects the drain electrode Nd41 of the 41 NMOS pipe, and source electrode Ps41 connects power vd D; The grid Pg42 of the 42 PMOS pipe connects the drain electrode Pd41 of the 41 PMOS pipe, and drain electrode Pd42 connects the drain electrode Nd42 of the 42 NMOS pipe, and source electrode Ps42 connects power vd D; The grid Pg43 of the 43 PMOS pipe connects SN, and drain electrode Pd43 connects the source electrode Ps44 of the 44 PMOS pipe, and source electrode Ps43 connects VDD; The grid Pg44 of the 44 PMOS pipe connects the drain electrode Pd42 of the 42 PMOS pipe, and drain electrode Pd44 connects the drain electrode Nd43 of the 43 NMOS pipe; The grid Pg45 of the 45 PMOS pipe connects SN, and drain electrode Pd45 connects the source electrode Ps46 of the 46 PMOS pipe, and source electrode Ps45 connects VDD; The grid Pg46 of the 46 PMOS pipe connects the drain electrode Pd42 of the 42 PMOS pipe, and drain electrode Pd46 connects the drain electrode Nd45 of the 45 NMOS pipe; The grid Pg47 of the 47 PMOS pipe connects the drain electrode Pd44 of the 44 PMOS pipe, and drain electrode Pd47 connects the drain electrode Nd47 of the 47 NMOS pipe, and as an output SN01 of set buffer circuit, source electrode Ps47 connects VDD; The 48 gate pmos utmost point Pg48 connects the drain electrode Pd46 of the 46 PMOS pipe, and drain electrode Pd48 connects the drain electrode Nd48 of the 48 NMOS pipe, and as an output SN02 of set buffer circuit, source electrode Ps48 connects VDD; The grid Ng39 of the 39 NMOS pipe connects SN, and drain electrode Nd39 connects the drain electrode Pd39 of the 39 PMOS pipe, and source electrode Ns39 connects VSS; The grid Ng40 of the 40 NMOS pipe connects the drain electrode Nd39 of the 39 NMOS pipe, and drain electrode Nd40 connects the drain electrode Pd40 of the 40 PMOS pipe, and source electrode Ns40 connects VSSVSS; The grid Ng41 of the 41 NMOS pipe connects the drain electrode Nd40 of the 40 NMOS pipe, and drain electrode Nd41 connects the drain electrode Pd41 of the 41 PMOS pipe, and source electrode Ns41 connects VSSVSS; The grid Ng42 of the 42 NMOS pipe connects the drain electrode Nd41 of the 41 NMOS pipe, and drain electrode Nd42 connects the drain electrode Pd42 of the 42 PMOS pipe, and source electrode Ns42 connects VSSVSS; The grid Ng43 of the 43 NMOS pipe connects the drain electrode Nd42 of the 42 NMOS pipe, and source electrode Ns43 connects the drain electrode Nd44 of the 44 NMOS pipe, and drain electrode Nd43 connects the drain electrode Pd44 of the 44 PMOS pipe; The grid Ng44 of the 44 NMOS pipe connects SN, and drain electrode Nd44 connects the source electrode Nd43 of the 43 NMOS pipe, and source electrode Ns44 connects VSS; The grid Ng45 of the 45 NMOS pipe connects the drain electrode Nd42 of the 42 NMOS pipe, and source electrode Ns45 connects the drain electrode Nd46 of the 46 NMOS pipe, and drain electrode Nd45 connects the drain electrode Pd46 of the 46 PMOS pipe; The grid Ng46 of the 46 NMOS pipe connects SN, and drain electrode Nd46 connects the source electrode Nd45 of the 45 NMOS pipe, and source electrode Ns46 connects VSS; The grid Ng47 of the 47 NMOS pipe connects the drain electrode Pd44 of the 44 PMOS pipe, and drain electrode Nd47 connects the drain electrode Pd47 of the 47 PMOS pipe, and source electrode Ns47 connects VSS; The 48 NMOS tube grid Ng48 connects the drain electrode Pd46 of the 46 PMOS pipe, and drain electrode Nd48 connects the drain electrode Pd48 of the 48 PMOS pipe, and source electrode Ns48 connects VSS.
As shown in Figure 7, reset buffer circuit has an input and two outputs, and input is RN, and output is _ RN1_, _ RN2_.Reset buffer circuit is made up of 8 NMOS pipes and 8 PMOS pipes, and in reset buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg49 of the 49 PMOS pipe connects RN, and drain electrode Pd49 connects the drain electrode Nd49 of the 49 NMOS pipe, and source electrode Ps49 connects power vd D; The grid Pg50 of the 50 PMOS pipe connects the drain electrode Pd49 of the 49 PMOS pipe, and drain electrode Pd50 connects the drain electrode Nd50 of the 50 NMOS pipe, and source electrode Ps50 connects power vd D; The grid Pg51 of the 51 PMOS pipe connects the drain electrode Pd50 of the 50 PMOS pipe, and drain electrode Pd51 connects the drain electrode Nd51 of the 51 NMOS pipe, and source electrode Ps51 connects power vd D; The grid Pg52 of the 52 PMOS pipe connects the drain electrode Pd51 of the 51 PMOS pipe, and drain electrode Pd52 connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ps52 connects power vd D; The grid Pg53 of the 53 PMOS pipe connects RN, and drain electrode Pd53 connects the source electrode Ps54 of the 54 PMOS pipe, and source electrode Ps53 connects VDD; The grid Pg54 of the 54 PMOS pipe connects the drain electrode Pd52 of the 52 PMOS pipe, and drain electrode Pd54 connects the drain electrode Nd53 of the 53 NMOS pipe, and as an output _ RN1_ of reset buffer circuit; The grid Pg55 of the 55 PMOS pipe connects RN, and drain electrode Pd55 connects the source electrode Ps56 of the 56 PMOS pipe, and source electrode Ps55 connects VDD; The grid Pg56 of the 56 PMOS pipe connects the drain electrode Pd52 of the 52 PMOS pipe, and drain electrode Pd56 connects the drain electrode Nd55 of the 55 NMOS pipe, and as an output _ RN2_ of reset buffer circuit; The grid Ng49 of the 49 NMOS pipe connects RN, and drain electrode Nd49 connects the drain electrode Pd49 of the 49 PMOS pipe, and source electrode Ns49 connects VSS; The grid Ng50 of the 50 NMOS pipe connects the drain electrode Nd49 of the 49 NMOS pipe, and drain electrode Nd50 connects the drain electrode Pd50 of the 50 PMOS pipe, and source electrode Ns50 connects VSSVSS; The grid Ng51 of the 51 NMOS pipe connects the drain electrode Nd50 of the 50 NMOS pipe, and drain electrode Nd51 connects the drain electrode Pd51 of the 51 PMOS pipe, and source electrode Ns51 connects VSSVSS; The grid Ng52 of the 52 NMOS pipe connects the drain electrode Nd51 of the 51 NMOS pipe, and drain electrode Nd52 connects the drain electrode Pd52 of the 52 PMOS pipe, and source electrode Ns52 connects VSSVSS; The grid Ng53 of the 53 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns53 connects the drain electrode Nd54 of the 54 NMOS pipe, drain electrode Nd53 connection _ RN1_; The grid Ng54 of the 54 NMOS pipe connects RN, and drain electrode Nd54 connects the source electrode Nd53 of the 53 NMOS pipe, and source electrode Ns54 connects VSS; The grid Ng55 of the 55 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns55 connects the drain electrode Nd56 of the 56 NMOS pipe, drain electrode Nd55 connection _ RN2_; The grid Ng56 of the 56 NMOS pipe connects RN, and drain electrode Nd56 connects the source electrode Nd55 of the 55 NMOS pipe, and source electrode Ns56 connects VSS.
As shown in Figure 8, main latch has ten inputs and two outputs, input and D, and D1, c1, c2, cn1, cn2, _ RN1_, _ RN2_, SN01, SN02 is connected; Output is m1, m1r.Main latch is made up of 16 PMOS and 16 NMOS, and in main latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg9 of the 9th PMOS connects D, and drain electrode Pd9 connects the source electrode Ps10 of the tenth PMOS, and source electrode Ps9 connects VDD; The grid Pg10 of the tenth PMOS connects D1, and source electrode Ps10 connects the drain electrode Pd9 of the 9th PMOS pipe, and drain electrode Pd10 connects the source electrode Ps11 of the 11 PMOS pipe; The grid Pg11 of the 11 PMOS pipe connects c1, and source electrode Ps11 connects the drain electrode Pd10 of the tenth PMOS pipe, and drain electrode Pd11 connects the 9th NMOS drain electrode Nd9; The grid Pg12 of the 12 PMOS connects D, and drain electrode connects the source electrode Ps13 of the 13 PMOS, and source electrode Ps12 connects VDD; The grid Pg13 of the 13 PMOS connects D1, and source electrode Ps13 connects the drain electrode Pd12 of the 12 PMOS pipe, and drain electrode Pd13 connects the source electrode Ps14 of the 14 PMOS pipe; The grid Pg14 of the 14 PMOS pipe connects c2, and source electrode Ps14 connects the drain electrode Pd13 of the 13 PMOS pipe, and drain electrode Pd14 connects the 12 NMOS drain electrode Nd12; The grid Pg15 connection _ RN1_ of the 15 PMOS pipe, drain electrode Pd15 connects the source electrode Ps16 of the 16 PMOS pipe, and source electrode Ps15 connects power vd D; The grid Pg16 of the 16 PMOS pipe connects Pd11, and drain electrode Pd16 connects the drain electrode Nd15 of the 15 NMOS pipe the output m1 as main latch, and source electrode Ps16 connects Pd15; The grid Pg17 of the 17 PMOS pipe connects SN01, and drain electrode Pd17 connects Pd16, and source electrode Ps17 connects power vd D; The grid Pg18 connection _ RN2_ of the 18 PMOS pipe, drain electrode Pd18 connects the source electrode Ps19 of the 19 PMOS pipe, and source electrode Ps18 connects power vd D; The grid Pg19 of the 19 PMOS pipe connects Pd14, and drain electrode Pd19 connects the drain electrode Nd18 of the 18 NMOS pipe, and source electrode Ps19 connects Pd18; The grid Pg20 of the 20 PMOS pipe connects SN02, and drain electrode Pd20 connects Pd19 the output m1r as main latch, and source electrode Ps20 connects power vd D; The grid Pg21 of the 21 PMOS pipe connects Pd19, and drain electrode Pd21 connects the source electrode Ps22 of the 22 PMOS pipe, and source electrode Ps21 connects power vd D; The grid Pg22 of the 22 PMOS pipe connects cn1, and drain electrode Pd22 connects drain electrode Nd21 and the 16 gate pmos utmost point Pg16 of the 21 NMOS pipe, and source electrode Ps22 connects Pd21; The grid Pg23 of the 23 PMOS pipe connects Pd16, and drain electrode Pd23 connects the source electrode Ps24 of the 24 PMOS pipe, and source electrode Ps23 connects power vd D; The grid Pg24 of the 24 PMOS pipe connects cn2, and drain electrode Pd24 connects drain electrode Nd23 and the 19 gate pmos utmost point Pg19 of the 23 NMOS pipe, and source electrode Ps24 connects Pd23; The grid Ng9 of the 9th NMOS pipe connects cn1, and source electrode Ns9 connects the drain electrode Nd10 of the tenth NMOS pipe, and drain electrode Nd9 connects the drain electrode Pd11 of the 11 PMOS pipe; The grid Ng10 of the tenth NMOS pipe connects D1, and drain electrode Nd10 connects the source electrode Ns9 of the 9th NMOS pipe, and source electrode Ns10 connects Nd11; The grid Ng11 of the 11 NMOS pipe connects input D, and drain electrode Nd11 connects Ns10, and source electrode Ns11 connects VSS; The grid Ng12 of the 12 NMOS pipe connects cn2, and source electrode Ns12 connects the drain electrode Nd13 of the 13 NMOS pipe, and drain electrode Nd12 connects the drain electrode Pd14 of the 14 PMOS pipe; The grid Ng13 of the 13 NMOS pipe connects D1, and drain electrode Nd13 connects the source electrode Ns12 of the 12 NMOS pipe, and source electrode Ns13 connects Nd14; The grid Ng14 of the 14 NMOS pipe connects input D, and drain electrode Nd14 connects Ns13, and source electrode Ns11 connects VSS; The grid Ng15 of the 15 NMOS pipe connects Pd14, and drain electrode Nd15 connects Pd16, and source electrode Ns15 connects the drain electrode Nd17 of the 17 NMOS pipe; The grid Ng16 connection _ RN2_ of the 16 NMOS pipe, drain electrode Nd16 connects Pd16, and source electrode Ns16 connects Nd17; The grid Ng17 of the 17 NMOS pipe connects SN02, and drain electrode Nd17 connects Ns15, source electrode Ns17 ground connection VSS; The grid Ng18 of the 18 NMOS pipe connects Pd11, and drain electrode Nd18 connects Pd19, and source electrode Ns18 connects the drain electrode Nd20 of the 20 NMOS pipe; The grid Ng19 connection _ RN1_ of the 19 NMOS pipe, drain electrode Nd19 connects Pd19, and source electrode Ns19 connects Nd20; The grid Ng20 of the 20 NMOS pipe connects SN01, and drain electrode Nd20 connects Ns18, source electrode Ns20 ground connection VSS; The grid Ng21 of the 21 NMOS pipe connects c1, and drain electrode Nd21 connects Pd22, and source electrode Ns21 connects the drain electrode Nd22 of the 22 NMOS pipe; The grid Ng22 of the 22 NMOS pipe connects Pd16, and drain electrode Nd22 connects Ns21, source electrode Ns22 ground connection VSS; The grid Ng23 of the 23 NMOS pipe connects c2, and drain electrode Nd23 connects Pd24, and source electrode Ns23 connects the drain electrode Nd24 of the 24 NMOS pipe; The grid Ng24 of the 24 NMOS pipe connects Pd19, and drain electrode Nd24 connects Ns23, source electrode Ns24 ground connection VSS.
As shown in Figure 9, there are ten inputs and two outputs from latch, input and c1, c2, cn1, cn2, m1, m1r, _ RN1_, _ RN2_, SN01, SN02, is connected; Output is s1, s1r.Be made up of 14 PMOS pipes and ten four NMOS pipes from latch, from latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg25 of the 25 PMOS pipe connects m1r, and drain electrode Pd25 connects the source electrode Ps26 of the 26 PMOS pipe, and source electrode Ps25 connects power vd D; The grid Pg26 of the 26 PMOS pipe connects cn1, and drain electrode Pd26 connects the drain electrode Nd25 of the 25 NMOS pipe, and source electrode connects Pd25; The grid Pg27 of the 27 PMOS pipe connects m1, and drain electrode Pd27 connects the source electrode Ps28 of the 28 PMOS pipe, and source electrode Ps27 connects power vd D; The grid Pg28 of the 28 PMOS pipe connects cn2, and drain electrode Pd28 connects the drain electrode Nd27 of the 27 NMOS pipe, and source electrode connects Pd27; The grid Pg29 connection _ RN1_ of the 29 PMOS pipe, drain electrode Pd29 connects the source electrode Ps30 of the 30 PMOS pipe, and source electrode Ps29 connects power vd D; The grid Pg30 of the 30 PMOS pipe connects Pd26, and drain electrode Pd30 connects the drain electrode Nd29 of the 29 NMOS pipe and as the output s1 from latch, source electrode Ps30 connects Pd29; The grid Pg31 of the 31 PMOS pipe connects SN01, and drain electrode Pd31 connects Pd30, and source electrode Ps31 connects power vd D; The grid Pg32 connection _ RN2_ of the 32 PMOS pipe, drain electrode Pd32 connects the source electrode Ps33 of the 33 PMOS pipe, and source electrode Ps32 connects power vd D; The grid Pg33 of the 33 PMOS pipe connects Pd28, and drain electrode Pd33 connects the drain electrode Nd32 of the 32 NMOS pipe and as the output s1r from latch, source electrode Ps33 connects Pd32; The grid Pg34 of the 34 PMOS pipe connects SN02, and drain electrode Pd34 connects Pd33 and connects output s1r, and source electrode Ps34 connects power vd D; The grid Pg35 of the 35 PMOS pipe connects Pd33, and drain electrode Pd35 connects the source electrode Ps36 of the 36 PMOS pipe, and source electrode Ps35 connects power vd D; The grid Pg36 of the 36 PMOS pipe connects c1, and drain electrode Pd36 connects drain electrode Nd35 and the 30 gate pmos utmost point Pg30 of the 35 NMOS pipe, and source electrode Ps36 connects Pd35; The grid Pg37 of the 37 PMOS pipe connects Pd30, and drain electrode Pd37 connects the source electrode Ps38 of the 38 PMOS pipe, and source electrode Ps37 connects power vd D; The grid Pg38 of the 38 PMOS pipe connects c2, and drain electrode Pd38 connects drain electrode Nd37 and the 33 gate pmos utmost point Pg33 of the 37 NMOS pipe, and source electrode Ps38 connects Pd37; The grid Ng25 of the 25 NMOS pipe connects c1, and drain electrode Nd25 connects Pd26, and source electrode Ns25 connects the drain electrode Nd26 of the 26 NMOS pipe; The grid Ng26 of the 26 NMOS pipe connects m1, and drain electrode Nd26 connects Ns25, source electrode Ns26 ground connection VSS; The grid Ng27 of the 27 NMOS pipe connects c2, and drain electrode Nd27 connects Pd28, and source electrode Ns27 connects the drain electrode Nd28 of the 28 NMOS pipe; The grid Ng28 of the 28 NMOS pipe connects m1r, and drain electrode Nd28 connects Ns27, source electrode Ns28 ground connection VSS; The grid Ng29 of the 29 NMOS pipe connects Pd28, and drain electrode Nd29 connects Pd30, and source electrode Ns29 connects the drain electrode Nd31 of the 31 NMOS pipe; The grid Ng30 connection _ RN2_ of the 30 NMOS pipe, drain electrode Nd30 connects Pd30, and source electrode Ns30 connects Nd31; The grid Pg31 of the 31 NMOS pipe connects SN02, and drain electrode Nd31 connects Ns29, source electrode Ns31 ground connection VSS; The grid Ng32 of the 32 NMOS pipe connects Pd26, and drain electrode Nd32 connects Pd33, and source electrode Ns32 connects the drain electrode Nd34 of the 34 NMOS pipe; The grid Ng33 connection _ RN1_ of the 33 NMOS pipe, drain electrode Nd33 connects Pd33, and source electrode Ns33 connects Nd34; The grid Ng34 of the 34 NMOS pipe connects SN01, and drain electrode Nd34 connects Ns32, source electrode Ns32 ground connection VSS; The grid Ng35 of the 35 NMOS pipe connects cn1, and drain electrode Nd35 connects Pd34, and source electrode Ns35 connects the drain electrode Nd36 of the 36 NMOS pipe; The grid Ng36 of the 36 NMOS pipe connects Pd30, and drain electrode Nd36 connects Ns35, source electrode Ns36 ground connection VSS; The grid Ng37 of the 37 NMOS pipe connects cn2, and drain electrode Nd37 connects Pd38, and source electrode Ns37 connects the drain electrode Nd38 of the 38 NMOS pipe; The grid Ng38 of the 38 NMOS pipe connects Pd33, and drain electrode Nd38 connects Ns37, source electrode Ns38 ground connection VSS.
As shown in figure 10, output buffer has two inputs and an output, and input connects s1 and s1r, and output is Q.Output buffer is made up of two PMOS pipes and two NMOS pipes, and in output buffer, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg69 of the 69 PMOS pipe connects s1r, and drain electrode Pd69 connects the drain electrode Nd71 of the 71 NMOS pipe, and source electrode Ps69 connects power vd D; The grid Pg70 of the 70 PMOS pipe connects the drain electrode Pd69 of the 69 PMOS pipe, and drain electrode Pd70 connects the drain electrode Nd72 of the 72 NMOS pipe, and as the output Q of inverter circuit, source electrode Ps70 connects power vd D; The grid Ng71 of the 71 NMOS pipe connects s1, and drain electrode Nd71 connects the drain electrode Pd69 of the 69 PMOS pipe; The grid Ng72 of the 72 NMOS pipe connects the drain electrode Nd71 of the 71 NMOS pipe, and drain electrode Nd72 connects the drain electrode Pd70 of the 70 PMOS pipe, and source electrode Ns72 connects VSS.
The H-13 of Beijing Institute of Atomic Energy tandem accelerator can produce LET value and be respectively 2.88MeVcm 2/ mg, 8.62MeVcm 2/ mg, 12.6MeVcm 2/ mg and 17.0MeVcm 2four kinds of ground heavy ion irradiation test environments of/mg.By setable and reset the d type flip flop unguyed tradition in normal operating conditions, setable and the reset d type flip flop that tradition duplication redundancy is reinforced, setable and the reset d type flip flop that time sampling is reinforced, application number is the primary particle inversion resistant setable and reset d type flip flop that 201110322677.3 Chinese patent proposes, application number is that a kind of primary particle inversion resistant setable that 201110323908.2 Chinese patent proposes is connected respectively the output of 1000 grades of identical reverser chains the clock frequency work with 40MHz with the setable and reset d type flip flop of reset d type flip flop and anti-single particle overturn of the present invention and single-ion transient state, the input of 1000 grades of reverser chains connects low level.The LET value that foregoing circuit is placed in to the generation of the H-13 of Beijing Institute of Atomic Energy tandem accelerator is respectively 2.88MeVcm 2/ mg, 8.62MeVcm 2/ mg, 12.6MeVcm 2/ mg and 21.3MeVcm 2in the ground heavy ion irradiation test environment of/mg, add up the make a mistake number of times of output of each setable and reset d type flip flop in the heavy ion irradiation process of each LET.The total fluence of heavy ion irradiation of every kind of LET is 10 7ion/cm 2.Table 1 is that the ground heavy particle irradiation that uses the H-13 of Beijing Institute of Atomic Energy tandem accelerator to carry out is tested the unguyed setable and reset d type flip flop of tradition obtaining, setable and the reset d type flip flop that tradition duplication redundancy is reinforced, setable and the reset d type flip flop that time sampling is reinforced, application number is the primary particle inversion resistant setable and reset d type flip flop that 201110322677.3 Chinese patent proposes, application number is that a kind of primary particle inversion resistant setable and reset d type flip flop that proposes of 201110323908.2 Chinese patent and the setable and reset d type flip flop of anti-single particle overturn of the present invention and single-ion transient state are respectively 2.88MeVcm in LET value 2/ mg, 8.62MeVcm 2/ mg, 12.6MeVcm 2/ mg and 21.3MeVcm 2the number of times of exporting makes a mistake in the ground heavy ion irradiation process of/mg.The total fluence of heavy ion irradiation of every kind of LET is 10 7ion/cm 2.Can find out from the statistics of table 1, anti-single particle overturn of the present invention and single-ion transient state ability are better than the unguyed setable and reset d type flip flop of tradition, setable and the reset d type flip flop that time sampling is reinforced, application number is the primary particle inversion resistant setable and reset d type flip flop that 201110322677.3 Chinese patent proposes, application number is 201110323908.2 a kind of primary particle inversion resistant setable and reset d type flip flop of Chinese patent proposition and the setable and reset d type flip flop of traditional duplication redundancy reinforcing, be suitable for anti-single particle overturn and single-ion transient state and reinforce the standard cell lib of integrated circuit, be applied to aviation, the fields such as space flight.
Table 1
Figure BDA0000434680980000321

Claims (8)

1. the setable and reset d type flip flop of anti-single particle overturn and single-ion transient state, comprise clock circuit, reset buffer circuit, main latch, from latch, output buffer, it is characterized in that the setable of anti-single particle overturn and single-ion transient state and reset d type flip flop also comprise buffer circuits, set buffer circuit; Main latch and from latch be redundancy reinforce latch; Main latch and from series connection before and after latch, and be all connected with clock circuit, reset buffer circuit, set buffer circuit; Main latch is also connected with buffer circuits, is also connected with output buffer from latch; There are four inputs and an output; Four inputs are respectively clock signal input terminal CK, data-signal input D, asserts signal input SN and reset signal input RN; Output is Q.
2. the setable and reset d type flip flop of anti-single particle overturn as claimed in claim 1 and single-ion transient state, is characterized in that described clock circuit has an input and four outputs, and input is CK, and output is c1, c2, cn1, cn2; Clock circuit is made up of 12 PMOS and ten four NMOSs, and in circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg57 of the 57 PMOS pipe connects CK, and drain electrode Pd57 connects the drain electrode Nd57 of the 57 NMOS pipe, and source electrode Ps57 connects power vd D; The grid Pg58 of the 58 PMOS pipe connects the drain electrode Pd57 of the 57 PMOS pipe, and drain electrode Pd58 connects the drain electrode Nd58 of the 58 NMOS pipe, and source electrode Ps58 connects power vd D; The grid Pg59 of the 59 PMOS pipe connects the drain electrode Pd58 of the 58 PMOS pipe, and drain electrode Pd59 connects the drain electrode Nd59 of the 59 NMOS pipe, and source electrode Ps59 connects power vd D; The grid Pg60 of the 60 PMOS pipe connects the drain electrode Pd59 of the 59 PMOS pipe, and drain electrode Pd60 connects the drain electrode Nd60 of the 60 NMOS pipe, and source electrode Ps60 connects power vd D; The grid Pg61 of the 61 PMOS pipe connects CK, and drain electrode Pd61 connects the source electrode Ps62 of the 62 PMOS pipe, and source electrode Ps61 connects VDD; The grid Pg62 of the 62 PMOS pipe connects the drain electrode Pd60 of the 60 PMOS pipe, and drain electrode Pd62 connects the drain electrode Nd61 of the 61 NMOS pipe, and as an output cn1 of clock circuit, source electrode Ps62 connects Pd61; The grid Pg63 of the 63 PMOS pipe connects CK, and drain electrode Pd63 connects the source electrode Ps64 of the 64 PMOS pipe, and source electrode Ps63 connects VDD; The grid Pg64 of the 64 PMOS pipe connects the drain electrode Pd60 of the 60 PMOS pipe, and drain electrode Pd64 connects the drain electrode Nd63 of the 63 NMOS pipe, and as an output cn2 of clock circuit, source electrode Ps64 connects Pd63; The grid Pg65 of the 65 PMOS pipe is as an output c1 of clock circuit, and drain electrode Pd65 connects the drain electrode Pd62 of the 62 PMOS pipe, and source electrode Ps65 connects VDD; The grid Pg66 of the 66 PMOS pipe connects the grid Ng67 of the 67 NMOS pipe an output c2 as clock circuit, and drain electrode Pd66 connects the drain electrode Nd67 of the 67 NMOS pipe and connects output cn2, and source electrode Ps66 connects VDD; The grid Pg67 of the 67 PMOS pipe connects output cn1, and drain electrode Pd67 connects output c1, and source electrode Ps67 connects VDD; The grid Pg68 of the 68 PMOS pipe connects output cn2, and drain electrode Pd68 connects output c2, and source electrode Ps68 connects VDD; The grid Ng57 of the 57 NMOS pipe connects CK, and drain electrode Nd57 connects the drain electrode Pd57 of the 57 PMOS pipe; The grid Ng58 of the 58 NMOS pipe connects the drain electrode Nd57 of the 57 NMOS pipe, and drain electrode Nd58 connects the drain electrode Pd58 of the 58 PMOS pipe, and source electrode Ns58 connects VSS; The grid Ng59 of the 59 NMOS pipe connects the drain electrode Nd58 of the 58 NMOS pipe, and drain electrode Nd59 connects the drain electrode Pd59 of the 59 PMOS pipe, and source electrode Ns59 connects VSS; The grid Ng60 of the 60 NMOS pipe connects the drain electrode Nd59 of the 59 NMOS pipe, and drain electrode Nd60 connects the drain electrode Pd60 of the 60 PMOS pipe, and source electrode Ns60 connects VSS; The grid Ng61 of the 61 NMOS pipe connects the drain electrode Nd60 of the 60 NMOS pipe, and source electrode Ns61 connects the drain electrode Nd62 of the 62 NMOS pipe, and drain electrode Nd61 connects cn1; The grid Ng62 of the 62 NMOS pipe connects CK, and drain electrode Nd62 connects the source electrode Ns61 of the 61 NMOS pipe, and source electrode Ns62 connects VSS; The grid Ng63 of the 63 NMOS pipe connects the drain electrode Nd60 of the 60 NMOS pipe, and source electrode Ns63 connects the drain electrode Nd64 of the 64 NMOS pipe, and drain electrode connects cn2; The grid Ng64 of the 64 NMOS pipe connects CK, and drain electrode Nd64 connects the source electrode Ns63 of the 63 NMOS pipe, and source electrode Ns64 connects VSS; The grid Ng65 of the 65 NMOS pipe connects output c1, and drain electrode Nd65 connects output cn1, and source electrode Ns65 connects the drain electrode Nd66 of the 66 NMOS pipe; The grid Ng66 of the 66 NMOS pipe connects output c1, and drain electrode Nd66 connects the 65 NMOS pipe source electrode Ns65, and source electrode Ns66 connects VSS; The grid Ng67 of the 67 NMOS pipe connects output c2, and drain electrode Nd67 connects output cn2, and source electrode Ns67 connects the 68 NMOS pipe drain electrode Nd68; The grid Ng68 of the 68 NMOS pipe connects output c2, and drain electrode Nd68 connects the 67 NMOS pipe source electrode Ns67, and source electrode Ns68 connects VSS; The grid Ng69 of the 69 NMOS pipe connects l output cn1, and drain electrode Nd69 connects output c1, and source electrode Ns69 connects VSS; The grid Ng70 of the 70 NMOS pipe connects output cn2, and drain electrode Nd70 connects output c2, and source electrode Ns70 connects VSS.
3. the setable and reset d type flip flop of anti-single particle overturn as claimed in claim 1 and single-ion transient state, is characterized in that described buffer circuits has an input and an output, and input is D, and output is D1; Buffer circuit is made up of eight PMOS pipes and eight NMOS pipes, and in buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg1 of the one PMOS pipe connects input D and is connected with the grid Ng1 of a NMOS pipe, and drain electrode Pd1 connects the drain electrode Ng1 of a NMOS pipe, and source electrode Ps1 connects VDD; The grid Pg2 of the 2nd PMOS pipe connects the drain electrode Pd1 of a PMOS pipe, and drain electrode Pd2 connects the drain electrode Nd2 of the 2nd NMOS pipe, and source electrode Ps2 connects VDD; The grid Pg3 of the 3rd PMOS pipe connects the drain electrode Pd2 of the 2nd PMOS pipe, and drain electrode Pd3 connects the drain electrode Nd3 of the 3rd NMOS pipe, and source electrode Ps3 connects VDD; The grid Pg4 of the 4th PMOS pipe connects the drain electrode Pd3 of the 3rd PMOS pipe, and drain electrode Pd4 connects the drain electrode Nd4 of the 4th NMOS pipe, and source electrode Ps4 connects VDD; The grid Pg5 of the 5th PMOS pipe connects the drain electrode Pd4 of the 4th PMOS pipe, and drain electrode Pd5 connects the drain electrode Nd5 of the 5th NMOS pipe, and source electrode Ps5 connects VDD; The grid Pg6 of the 6th PMOS pipe connects the drain electrode Pd5 of the 5th PMOS pipe, and drain electrode Pd6 connects the drain electrode Nd6 of the 6th NMOS pipe, and source electrode Ps6 connects VDD; The grid Pg7 of the 7th PMOS pipe connects the drain electrode Pd6 of the 6th PMOS pipe, and drain electrode Pd7 connects the drain electrode Nd7 of the 7th NMOS pipe, and source electrode Ps7 connects VDD; The grid Pg8 of the 8th PMOS pipe connects the drain electrode Pd7 of the 7th PMOS pipe, and drain electrode Pd8 connects the drain electrode Nd8 of the 8th NMOS pipe the output D1 as buffer, and source electrode Ps8 connects VDD; The grid Ng1 of the one NMOS pipe connects Pg1, and drain electrode Nd1 connects Pd1, and source electrode Ns1 connects VSS; The grid Ng2 of the 2nd NMOS pipe connects the drain electrode Nd1 of a NMOS pipe, and drain electrode Nd2 connects Pd2, and source electrode Ns2 connects VSS; The grid Ng3 of the 3rd NMOS pipe connects the drain electrode Nd2 of the 2nd NMOS pipe, and drain electrode Nd3 connects Pd3, and source electrode Ns3 connects VSS; The grid Ng4 of the 4th NMOS pipe connects the drain electrode Nd3 of the 3rd NMOS pipe, and drain electrode Nd4 connects Pd4, and source electrode Ns4 connects VSS; The grid Ng5 of the 5th NMOS pipe connects the drain electrode Nd4 of the 4th NMOS pipe, and drain electrode Nd5 connects Pd5, and source electrode Ns5 connects VSS; The grid Ng6 of the 6th NMOS pipe connects the drain electrode Nd5 of the 5th NMOS pipe, and drain electrode Nd6 connects Pd6, and source electrode Ns6 connects VSS; The grid Ng7 of the 7th NMOS pipe connects the drain electrode Nd6 of the 6th NMOS pipe, and drain electrode Nd7 connects Pd7, and source electrode Ns7 connects VSS; The grid Ng8 of the 8th NMOS pipe connects the drain electrode Nd7 of the 7th NMOS pipe, and drain electrode Nd8 connects Pd8, and source electrode Ns8 connects VSS.
4. the setable and reset d type flip flop of anti-single particle overturn as claimed in claim 1 and single-ion transient state, is characterized in that described reset buffer circuit has an input and two outputs, and input is RN, and output is _ RN1_, _ RN2_; Reset buffer circuit is made up of 8 NMOS pipes and 8 PMOS pipes, and in reset buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg49 of the 49 PMOS pipe connects RN, and drain electrode Pd49 connects the drain electrode Nd49 of the 49 NMOS pipe, and source electrode Ps49 connects power vd D; The grid Pg50 of the 50 PMOS pipe connects the drain electrode Pd49 of the 49 PMOS pipe, and drain electrode Pd50 connects the drain electrode Nd50 of the 50 NMOS pipe, and source electrode Ps50 connects power vd D; The grid Pg51 of the 51 PMOS pipe connects the drain electrode Pd50 of the 50 PMOS pipe, and drain electrode Pd51 connects the drain electrode Nd51 of the 51 NMOS pipe, and source electrode Ps51 connects power vd D; The grid Pg52 of the 52 PMOS pipe connects the drain electrode Pd51 of the 51 PMOS pipe, and drain electrode Pd52 connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ps52 connects power vd D; The grid Pg53 of the 53 PMOS pipe connects RN, and drain electrode Pd53 connects the source electrode Ps54 of the 54 PMOS pipe, and source electrode Ps53 connects VDD; The grid Pg54 of the 54 PMOS pipe connects the drain electrode Pd52 of the 52 PMOS pipe, and drain electrode Pd54 connects the drain electrode Nd53 of the 53 NMOS pipe, and as an output _ RN1_ of reset buffer circuit; The grid Pg55 of the 55 PMOS pipe connects RN, and drain electrode Pd55 connects the source electrode Ps56 of the 56 PMOS pipe, and source electrode Ps55 connects VDD; The grid Pg56 of the 56 PMOS pipe connects the drain electrode Pd52 of the 52 PMOS pipe, and drain electrode Pd56 connects the drain electrode Nd55 of the 55 NMOS pipe, and as an output _ RN2_ of reset buffer circuit, source electrode Ps56 connects Pd55; The grid Ng49 of the 49 NMOS pipe connects RN, and drain electrode Nd49 connects the drain electrode Pd49 of the 49 PMOS pipe, and source electrode Ns49 connects VSS; The grid Ng50 of the 50 NMOS pipe connects the drain electrode Nd49 of the 49 NMOS pipe, and drain electrode Nd50 connects the drain electrode Pd50 of the 50 PMOS pipe, and source electrode Ns50 connects VSS; The grid Ng51 of the 51 NMOS pipe connects the drain electrode Nd50 of the 50 NMOS pipe, and drain electrode Nd51 connects the drain electrode Pd51 of the 51 PMOS pipe, and source electrode Ns51 connects VSS; The grid Ng52 of the 52 NMOS pipe connects the drain electrode Nd51 of the 51 NMOS pipe, and drain electrode Nd52 connects the drain electrode Pd52 of the 52 PMOS pipe, and source electrode Ns52 connects VSS; The grid Ng53 of the 53 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns53 connects the drain electrode Nd54 of the 54 NMOS pipe, drain electrode Nd53 connection _ RN1_; The grid Ng54 of the 54 NMOS pipe connects RN, and drain electrode Nd54 connects the source electrode Nd53 of the 53 NMOS pipe, and source electrode Ns54 connects VSS; The grid Ng55 of the 55 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns55 connects the drain electrode Nd56 of the 56 NMOS pipe, drain electrode Nd55 connection _ RN2_; The grid Ng56 of the 56 NMOS pipe connects RN, and drain electrode Nd56 connects the source electrode Nd55 of the 55 NMOS pipe, and source electrode Ns56 connects VSS.
5. the setable and reset d type flip flop of anti-single particle overturn as claimed in claim 1 and single-ion transient state, is characterized in that input of described set buffer circuit and two outputs, and input is SN, and output is SN01, SN02; Set buffer circuit is made up of 10 NMOS pipes and 10 PMOS pipes, and in set buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg39 of the 39 PMOS pipe connects SN, and drain electrode Pd39 connects the drain electrode Nd39 of the 39 NMOS pipe, and source electrode Ps39 connects power vd D; The grid Pg40 of the 40 PMOS pipe connects the drain electrode Pd39 of the 39 PMOS pipe, and drain electrode Pd40 connects the drain electrode Nd40 of the 40 NMOS pipe, and source electrode Ps40 connects power vd D; The grid Pg41 of the 41 PMOS pipe connects the drain electrode Pd40 of the 40 PMOS pipe, and drain electrode Pd41 connects the drain electrode Nd41 of the 41 NMOS pipe, and source electrode Ps41 connects power vd D; The grid Pg42 of the 42 PMOS pipe connects the drain electrode Pd41 of the 41 PMOS pipe, and drain electrode Pd42 connects the drain electrode Nd42 of the 42 NMOS pipe, and source electrode Ps42 connects power vd D; The grid Pg43 of the 43 PMOS pipe connects SN, and drain electrode Pd43 connects the source electrode Ps44 of the 44 PMOS pipe, and source electrode Ps43 connects VDD; The grid Pg44 of the 44 PMOS pipe connects the drain electrode Pd42 of the 42 PMOS pipe, and drain electrode Pd44 connects the drain electrode Nd43 of the 43 NMOS pipe; The grid Pg45 of the 45 PMOS pipe connects SN, and drain electrode Pd45 connects the source electrode Ps46 of the 46 PMOS pipe, and source electrode Ps45 connects VDD; The grid Pg46 of the 46 PMOS pipe connects the drain electrode Pd42 of the 42 PMOS pipe, and drain electrode Pd46 connects the drain electrode Nd45 of the 45 NMOS pipe; The grid Pg47 of the 47 PMOS pipe connects the drain electrode Pd44 of the 44 PMOS pipe, and drain electrode Pd47 connects the drain electrode Nd47 of the 47 NMOS pipe, and as an output SN01 of set buffer circuit, source electrode Ps47 connects VDD; The 48 gate pmos utmost point Pg48 connects the drain electrode Pd46 of the 46 PMOS pipe, and drain electrode Pd48 connects the drain electrode Nd48 of the 48 NMOS pipe, and as an output SN02 of set buffer circuit, source electrode Ps48 connects VDD; The grid Ng39 of the 39 NMOS pipe connects SN, and drain electrode Nd39 connects the drain electrode Pd39 of the 39 PMOS pipe, and source electrode Ns39 connects VSS; The grid Ng40 of the 40 NMOS pipe connects the drain electrode Nd39 of the 39 NMOS pipe, and drain electrode Nd40 connects the drain electrode Pd40 of the 40 PMOS pipe, and source electrode Ns40 connects VSS; The grid Ng41 of the 41 NMOS pipe connects the drain electrode Nd40 of the 40 NMOS pipe, and drain electrode Nd41 connects the drain electrode Pd41 of the 41 PMOS pipe, and source electrode Ns41 connects VSS; The grid Ng42 of the 42 NMOS pipe connects the drain electrode Nd41 of the 41 NMOS pipe, and drain electrode Nd42 connects the drain electrode Pd42 of the 42 PMOS pipe, and source electrode Ns42 connects VSS; The grid Ng43 of the 43 NMOS pipe connects the drain electrode Nd42 of the 42 NMOS pipe, and source electrode Ns43 connects the drain electrode Nd44 of the 44 NMOS pipe, and drain electrode Nd43 connects the drain electrode Pd44 of the 44 PMOS pipe; The grid Ng44 of the 44 NMOS pipe connects SN, and drain electrode Nd44 connects the source electrode Nd43 of the 43 NMOS pipe, and source electrode Ns44 connects VSS; The grid Ng45 of the 45 NMOS pipe connects the drain electrode Nd42 of the 42 NMOS pipe, and source electrode Ns45 connects the drain electrode Nd46 of the 46 NMOS pipe, and drain electrode Nd45 connects the drain electrode Pd46 of the 46 PMOS pipe; The grid Ng46 of the 46 NMOS pipe connects SN, and drain electrode Nd46 connects the source electrode Nd45 of the 45 NMOS pipe, and source electrode Ns46 connects VSS; The grid Ng47 of the 47 NMOS pipe connects the drain electrode Pd44 of the 44 PMOS pipe, and drain electrode Nd47 connects the drain electrode Pd47 of the 47 PMOS pipe, and source electrode Ns47 connects VSS; The 48 NMOS tube grid Ng48 connects the drain electrode Pd46 of the 46 PMOS pipe, and drain electrode Nd48 connects the drain electrode Pd48 of the 48 PMOS pipe, and source electrode Ns48 connects VSS.
6. the setable and reset d type flip flop of anti-single particle overturn as claimed in claim 1 and single-ion transient state, is characterized in that described main latch has ten inputs and two outputs, input and D, D1, c1, c2, cn1, cn2, _ RN1_, _ RN2_, SN01, SN02 is connected; Output is m1, m1r; Main latch is made up of 16 PMOS and 16 NMOS, and in main latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg9 of the 9th PMOS connects D, and drain electrode Pd9 connects the source electrode Ps10 of the tenth PMOS, and source electrode Ps9 connects VDD; The grid Pg10 of the tenth PMOS connects D1, and source electrode Ps10 connects the drain electrode Pd9 of the 9th PMOS pipe, and drain electrode Pd10 connects the source electrode Ps11 of the 11 PMOS pipe; The grid Pg11 of the 11 PMOS pipe connects c1, and source electrode Ps11 connects the drain electrode Pd10 of the tenth PMOS pipe, and drain electrode Pd11 connects the 9th NMOS drain electrode Nd9; The grid Pg12 of the 12 PMOS connects D, and drain electrode connects the source electrode Ps13 of the 13 PMOS, and source electrode Ps12 connects VDD; The grid Pg13 of the 13 PMOS connects D1, and source electrode Ps13 connects the drain electrode Pd12 of the 12 PMOS pipe, and drain electrode Pd13 connects the source electrode Ps14 of the 14 PMOS pipe; The grid Pg14 of the 14 PMOS pipe connects c2, and source electrode Ps14 connects the drain electrode Pd13 of the 13 PMOS pipe, and drain electrode Pd14 connects the 12 NMOS drain electrode Nd12; The grid Pg15 connection _ RN1_ of the 15 PMOS pipe, drain electrode Pd15 connects the source electrode Ps16 of the 16 PMOS pipe, and source electrode Ps15 connects power vd D; The grid Pg16 of the 16 PMOS pipe connects Pd11, and drain electrode Pd16 connects the drain electrode Nd15 of the 15 NMOS pipe the output m1 as main latch, and source electrode Ps16 connects Pd15; The grid Pg17 of the 17 PMOS pipe connects SN01, and drain electrode Pd17 connects Pd16, and source electrode Ps17 connects power vd D; The grid Pg18 connection _ RN2_ of the 18 PMOS pipe, drain electrode Pd18 connects the source electrode Ps19 of the 19 PMOS pipe, and source electrode Ps18 connects power vd D; The grid Pg19 of the 19 PMOS pipe connects Pd14, and drain electrode Pd19 connects the drain electrode Nd18 of the 18 NMOS pipe, and source electrode Ps19 connects Pd18; The grid Pg20 of the 20 PMOS pipe connects SN02, and drain electrode Pd20 connects Pd19 the output m1r as main latch, and source electrode Ps20 connects power vd D; The grid Pg21 of the 21 PMOS pipe connects Pd19, and drain electrode Pd21 connects the source electrode Ps22 of the 22 PMOS pipe, and source electrode Ps21 connects power vd D; The grid Pg22 of the 22 PMOS pipe connects cn1, and drain electrode Pd22 connects drain electrode Nd21 and the 16 gate pmos utmost point Pg16 of the 21 NMOS pipe, and source electrode Ps22 connects Pd21; The grid Pg23 of the 23 PMOS pipe connects Pd16, and drain electrode Pd23 connects the source electrode Ps24 of the 24 PMOS pipe, and source electrode Ps23 connects power vd D; The grid Pg24 of the 24 PMOS pipe connects cn2, and drain electrode Pd24 connects drain electrode Nd23 and the 19 gate pmos utmost point Pg19 of the 23 NMOS pipe, and source electrode Ps24 connects Pd23; The grid Ng9 of the 9th NMOS pipe connects cn1, and source electrode Ns9 connects the drain electrode Nd10 of the tenth NMOS pipe, and drain electrode Nd9 connects the drain electrode Pd11 of the 11 PMOS pipe; The grid Ng10 of the tenth NMOS pipe connects D1, and drain electrode Nd10 connects the source electrode Ns9 of the 9th NMOS pipe, and source electrode Ns10 connects Nd11; The grid Ng11 of the 11 NMOS pipe connects input D, and drain electrode Nd11 connects Ns10, and source electrode Ns11 connects VSS; The grid Ng12 of the 12 NMOS pipe connects cn2, and source electrode Ns12 connects the drain electrode Nd13 of the 13 NMOS pipe, and drain electrode Nd12 connects the drain electrode Pd14 of the 14 PMOS pipe; The grid Ng13 of the 13 NMOS pipe connects D1, and drain electrode Nd13 connects the source electrode Ns12 of the 12 NMOS pipe, and source electrode Ns13 connects Nd14; The grid Ng14 of the 14 NMOS pipe connects input D, and drain electrode Nd14 connects Ns13, and source electrode Ns11 connects VSS; The grid Ng15 of the 15 NMOS pipe connects Pd14, and drain electrode Nd15 connects Pd16, and source electrode Ns15 connects the drain electrode Nd17 of the 17 NMOS pipe; The grid Ng16 connection _ RN2_ of the 16 NMOS pipe, drain electrode Nd16 connects Pd16, and source electrode Ns16 connects Nd17; The grid Ng17 of the 17 NMOS pipe connects SN02, and drain electrode Nd17 connects Ns15, source electrode Ns17 ground connection VSS; The grid Ng18 of the 18 NMOS pipe connects Pd11, and drain electrode Nd18 connects Pd19, and source electrode Ns18 connects the drain electrode Nd20 of the 20 NMOS pipe; The grid Ng19 connection _ RN1_ of the 19 NMOS pipe, drain electrode Nd19 connects Pd19, and source electrode Ns19 connects Nd20; The grid Ng20 of the 20 NMOS pipe connects SN01, and drain electrode Nd20 connects Ns18, source electrode Ns20 ground connection VSS; The grid Ng21 of the 21 NMOS pipe connects c1, and drain electrode Nd21 connects Pd22, and source electrode Ns21 connects the drain electrode Nd22 of the 22 NMOS pipe; The grid Ng22 of the 22 NMOS pipe connects Pd16, and drain electrode Nd22 connects Ns21, source electrode Ns22 ground connection VSS; The grid Ng23 of the 23 NMOS pipe connects c2, and drain electrode Nd23 connects Pd24, and source electrode Ns23 connects the drain electrode Nd24 of the 24 NMOS pipe; The grid Ng24 of the 24 NMOS pipe connects Pd19, and drain electrode Nd24 connects Ns23, source electrode Ns24 ground connection VSS.
7. the setable and reset d type flip flop of anti-single particle overturn as claimed in claim 1 and single-ion transient state, has ten inputs and two outputs, input and c1, c2, cn1 from latch described in it is characterized in that, cn2, m1, m1r, _ RN1_, _ RN2_, SN01, SN02, is connected; Output is s1, s1r; Be made up of 14 PMOS pipes and ten four NMOS pipes from latch, from latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg25 of the 25 PMOS pipe connects m1r, and drain electrode Pd25 connects the source electrode Ps26 of the 26 PMOS pipe, and source electrode Ps25 connects power vd D; The grid Pg26 of the 26 PMOS pipe connects cn1, and drain electrode Pd26 connects the drain electrode Nd25 of the 25 NMOS pipe, and source electrode connects Pd25; The grid Pg27 of the 27 PMOS pipe connects m1, and drain electrode Pd27 connects the source electrode Ps28 of the 28 PMOS pipe, and source electrode Ps27 connects power vd D; The grid Pg28 of the 28 PMOS pipe connects cn2, and drain electrode Pd28 connects the drain electrode Nd27 of the 27 NMOS pipe, and source electrode connects Pd27; The grid Pg29 connection _ RN1_ of the 29 PMOS pipe, drain electrode Pd29 connects the source electrode Ps30 of the 30 PMOS pipe, and source electrode Ps29 connects power vd D; The grid Pg30 of the 30 PMOS pipe connects Pd26, and drain electrode Pd30 connects the drain electrode Nd29 of the 29 NMOS pipe and as the output s1 from latch, source electrode Ps30 connects Pd29; The grid Pg31 of the 31 PMOS pipe connects SN01, and drain electrode Pd31 connects Pd30, and source electrode Ps31 connects power vd D; The grid Pg32 connection _ RN2_ of the 32 PMOS pipe, drain electrode Pd32 connects the source electrode Ps33 of the 33 PMOS pipe, and source electrode Ps32 connects power vd D; The grid Pg33 of the 33 PMOS pipe connects Pd28, and drain electrode Pd33 connects the drain electrode Nd32 of the 32 NMOS pipe and as the output s1r from latch, source electrode Ps33 connects Pd32; The grid Pg34 of the 34 PMOS pipe connects SN02, and drain electrode Pd34 connects Pd33 and connects output s1r, and source electrode Ps34 connects power vd D; The grid Pg35 of the 35 PMOS pipe connects Pd33, and drain electrode Pd35 connects the source electrode Ps36 of the 36 PMOS pipe, and source electrode Ps35 connects power vd D; The grid Pg36 of the 36 PMOS pipe connects c1, and drain electrode Pd36 connects drain electrode Nd35 and the 30 gate pmos utmost point Pg30 of the 35 NMOS pipe, and source electrode Ps36 connects Pd35; The grid Pg37 of the 37 PMOS pipe connects Pd30, and drain electrode Pd37 connects the source electrode Ps38 of the 38 PMOS pipe, and source electrode Ps37 connects power vd D; The grid Pg38 of the 38 PMOS pipe connects c2, and drain electrode Pd38 connects drain electrode Nd37 and the 33 gate pmos utmost point Pg33 of the 37 NMOS pipe, and source electrode Ps38 connects Pd37; The grid Ng25 of the 25 NMOS pipe connects c1, and drain electrode Nd25 connects Pd26, and source electrode Ns25 connects the drain electrode Nd26 of the 26 NMOS pipe; The grid Ng26 of the 26 NMOS pipe connects m1, and drain electrode Nd26 connects Ns25, source electrode Ns26 ground connection VSS; The grid Ng27 of the 27 NMOS pipe connects c2, and drain electrode Nd27 connects Pd28, and source electrode Ns27 connects the drain electrode Nd28 of the 28 NMOS pipe; The grid Ng28 of the 28 NMOS pipe connects m1r, and drain electrode Nd28 connects Ns27, source electrode Ns28 ground connection VSS; The grid Ng29 of the 29 NMOS pipe connects Pd28, and drain electrode Nd29 connects Pd30, and source electrode Ns29 connects the drain electrode Nd31 of the 31 NMOS pipe; The grid Ng30 connection _ RN2_ of the 30 NMOS pipe, drain electrode Nd30 connects Pd30, and source electrode Ns30 connects Nd31; The grid Pg31 of the 31 NMOS pipe connects SN02, and drain electrode Nd31 connects Ns29, source electrode Ns31 ground connection VSS; The grid Ng32 of the 32 NMOS pipe connects Pd26, and drain electrode Nd32 connects Pd33, and source electrode Ns32 connects the drain electrode Nd34 of the 34 NMOS pipe; The grid Ng33 connection _ RN1_ of the 33 NMOS pipe, drain electrode Nd33 connects Pd33, and source electrode Ns33 connects Nd34; The grid Ng34 of the 34 NMOS pipe connects SN01, and drain electrode Nd34 connects Ns32, source electrode Ns32 ground connection VSS; The grid Ng35 of the 35 NMOS pipe connects cn1, and drain electrode Nd35 connects Pd34, and source electrode Ns35 connects the drain electrode Nd36 of the 36 NMOS pipe; The grid Ng36 of the 36 NMOS pipe connects Pd30, and drain electrode Nd36 connects Ns35, source electrode Ns36 ground connection VSS; The grid Ng37 of the 37 NMOS pipe connects cn2, and drain electrode Nd37 connects Pd38, and source electrode Ns37 connects the drain electrode Nd38 of the 38 NMOS pipe; The grid Ng38 of the 38 NMOS pipe connects Pd33, and drain electrode Nd38 connects Ns37, source electrode Ns38 ground connection VSS.
8. the setable and reset d type flip flop of anti-single particle overturn as claimed in claim 1 and single-ion transient state, is characterized in that described output buffer has two inputs and an output, and input connects s1 and s1r, and output is Q; Output buffer is made up of two PMOS pipes and two NMOS pipes, and in output buffer, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg69 of the 69 PMOS pipe connects s1r, and drain electrode Pd69 connects the drain electrode Nd71 of the 71 NMOS pipe, and source electrode Ps69 connects power vd D; The grid Pg70 of the 70 PMOS pipe connects the drain electrode Pd69 of the 69 PMOS pipe, and drain electrode Pd70 connects the drain electrode Nd72 of the 72 NMOS pipe, and as the output Q of inverter circuit, source electrode Ps70 connects power vd D; The grid Ng71 of the 71 NMOS pipe connects s1, and drain electrode Nd71 connects the drain electrode Pd69 of the 69 PMOS pipe; The grid Ng72 of the 72 NMOS pipe connects the drain electrode Nd71 of the 71 NMOS pipe, and drain electrode Nd72 connects the drain electrode Pd70 of the 70 PMOS pipe, and source electrode Ns72 connects VSS.
CN201310674406.3A 2013-12-11 2013-12-11 Setable and the reset d type flip flop of anti-single particle upset and single-ion transient state Active CN103825584B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310674406.3A CN103825584B (en) 2013-12-11 2013-12-11 Setable and the reset d type flip flop of anti-single particle upset and single-ion transient state

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310674406.3A CN103825584B (en) 2013-12-11 2013-12-11 Setable and the reset d type flip flop of anti-single particle upset and single-ion transient state

Publications (2)

Publication Number Publication Date
CN103825584A true CN103825584A (en) 2014-05-28
CN103825584B CN103825584B (en) 2016-06-15

Family

ID=50760465

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310674406.3A Active CN103825584B (en) 2013-12-11 2013-12-11 Setable and the reset d type flip flop of anti-single particle upset and single-ion transient state

Country Status (1)

Country Link
CN (1) CN103825584B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104617922A (en) * 2015-02-06 2015-05-13 中国人民解放军国防科学技术大学 High-speed low-power-consumption multi-threshold-value asynchronous resizing reset D-type trigger
CN104639116A (en) * 2015-02-06 2015-05-20 中国人民解放军国防科学技术大学 High-speed low-power-consumption multi-threshold-value synchronous set-reset D-type trigger
CN106712743A (en) * 2017-01-12 2017-05-24 深圳大学 Synchronous reset D trigger for preventing single event upset

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6696874B2 (en) * 2002-07-23 2004-02-24 Bae Systems, Information And Electronic Systems Integration, Inc. Single-event upset immune flip-flop circuit
CN102394600A (en) * 2011-10-21 2012-03-28 中国人民解放军国防科学技术大学 Signal event upset resistance D trigger capable of being set and reset
CN102394595A (en) * 2011-10-21 2012-03-28 中国人民解放军国防科学技术大学 Settable and resettable D trigger resisting single event upset

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6696874B2 (en) * 2002-07-23 2004-02-24 Bae Systems, Information And Electronic Systems Integration, Inc. Single-event upset immune flip-flop circuit
CN102394600A (en) * 2011-10-21 2012-03-28 中国人民解放军国防科学技术大学 Signal event upset resistance D trigger capable of being set and reset
CN102394595A (en) * 2011-10-21 2012-03-28 中国人民解放军国防科学技术大学 Settable and resettable D trigger resisting single event upset

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104617922A (en) * 2015-02-06 2015-05-13 中国人民解放军国防科学技术大学 High-speed low-power-consumption multi-threshold-value asynchronous resizing reset D-type trigger
CN104639116A (en) * 2015-02-06 2015-05-20 中国人民解放军国防科学技术大学 High-speed low-power-consumption multi-threshold-value synchronous set-reset D-type trigger
CN104617922B (en) * 2015-02-06 2016-03-30 中国人民解放军国防科学技术大学 High-speed low-power-consumption multi thresholds asynchronous set reset D flip-flop
CN104639116B (en) * 2015-02-06 2016-03-30 中国人民解放军国防科学技术大学 High-speed low-power-consumption multi thresholds synchronous resize reset D flip-flop
CN106712743A (en) * 2017-01-12 2017-05-24 深圳大学 Synchronous reset D trigger for preventing single event upset
CN106712743B (en) * 2017-01-12 2020-03-20 深圳大学 Synchronous reset D trigger resisting single event upset

Also Published As

Publication number Publication date
CN103825584B (en) 2016-06-15

Similar Documents

Publication Publication Date Title
CN102394595B (en) Settable and resettable D trigger resisting single event upset
CN102361442B (en) Single-event-upset resistant resettable D trigger
CN102394602B (en) Single event upset-resisting scanning structure D trigger capable of setting and resetting
CN102394598B (en) Single event upset resistant synchronously resettable D flip-flop
CN105790734B (en) Primary particle inversion resistant triplication redundancy d type flip flop of the band from error correction and detection
CN106505976B (en) A kind of primary particle inversion resistant d type flip flop
CN103825582B (en) The d type flip flop of anti-single particle upset and single-ion transient state
CN102361440B (en) Single-event-upset resistant scan structure D trigger capable of being reset synchronously
CN103825579B (en) Anti-single particle upset and the resetted d type flip flop of single-ion transient state
CN102394597B (en) D trigger resisting single event upset
CN105897222B (en) The setable Scan Architecture d type flip flop with reset of primary particle inversion resistant high speed
CN102361443B (en) Single-event-upset resistant resettable scan structure D trigger
CN102394596B (en) Signal event upset resistance D trigger capable of being set
CN103825584B (en) Setable and the reset d type flip flop of anti-single particle upset and single-ion transient state
CN103825581B (en) Anti-single particle upset and the setable d type flip flop of single-ion transient state
CN102361441B (en) Single event upset resistant settable scanning structure D trigger
CN102394600B (en) Signal particle upset resistance D trigger capable of being set and reset
CN102394599B (en) Single event upset resistant settable and resettable scan structure D flip-flop
CN103825580A (en) Settable scanning structure D trigger resisting single event upset and single event transient
CN103825586A (en) Anti-single event upset and anti-single event transient settable reset scanning structure D trigger
CN106712743A (en) Synchronous reset D trigger for preventing single event upset
CN103825583A (en) Synchronously resettable D trigger resisting single event upset and single event transient
CN103856197B (en) The Scan Architecture d type flip flop of anti-single particle upset and single-ion transient state
CN102394601B (en) D trigger provided with scanning structure and resisting single event upset
CN103825585A (en) Synchronously resettable scanning structure D trigger resisting single event upset and single event transient

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant