CN103762235B - AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof - Google Patents

AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof Download PDF

Info

Publication number
CN103762235B
CN103762235B CN201410033431.8A CN201410033431A CN103762235B CN 103762235 B CN103762235 B CN 103762235B CN 201410033431 A CN201410033431 A CN 201410033431A CN 103762235 B CN103762235 B CN 103762235B
Authority
CN
China
Prior art keywords
algan
grid
field plate
gan
drain electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410033431.8A
Other languages
Chinese (zh)
Other versions
CN103762235A (en
Inventor
冯倩
杜锴
杜鸣
张春福
梁日泉
郝跃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xidian University
Original Assignee
Xidian University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xidian University filed Critical Xidian University
Priority to CN201410033431.8A priority Critical patent/CN103762235B/en
Publication of CN103762235A publication Critical patent/CN103762235A/en
Application granted granted Critical
Publication of CN103762235B publication Critical patent/CN103762235B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/063Reduced surface field [RESURF] pn-junction structures
    • H01L29/0634Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT

Abstract

The invention discloses a kind of AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof, the structure of high tension apparatus includes substrate, GaN cushion, intrinsic GaN(or AlGaN from bottom to up successively) channel layer, AlN sealing coat and AlGaN potential barrier, AlGaN potential barrier has source electrode, grid and compound drain electrode, compound drain electrode include: drain electrode and drain electrode field plate, between grid source, between grid leak, be also formed with linear AlGaN layer, source field plate, P type GaN(or InGaN) layer, base stage.The invention have benefit that: during break-over of device, the 2DEG concentration in first, second, and third region increases, resistance reduces, and reduces device on-resistance;During device cut-off, the 2DEG of first area reduces, identical when the 2DEG of second area is with break-over of device, adds the width of device depletion region, changes Electric Field Distribution, improves device electric breakdown strength;The present invention adopts compound drain electrode structure and grid source field plate, it is ensured that peak electric field does not appear in drain edge and the grid boundary near source, improves breakdown voltage.

Description

AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof
Technical field
The present invention relates to a kind of high tension apparatus and preparation method thereof, it is specifically related to a kind of based on the AlGaN/GaN high pressure of super junction leakage field plate, the high tension apparatus of low on-resistance and making thereof, can be used for making the AlGaN/GaN HEMT of high pressure low on-resistance, belong to microelectronics technology.
Background technology
, the characteristic such as breakdown electric field high, thermal conductivity high, saturated electrons speed big and heterojunction boundary two-dimensional electron gas high big with its energy gap with third generation broad stopband gap semiconductor that SiC and GaN is representative, receives significant attention in recent years.In theory, the devices such as high electron mobility transistor (HEMT) that these materials make, LED, laser diode LD are utilized to have obvious advantageous characteristic than existing device, therefore it has been carried out extensive and deep research by researcher both at home and abroad in the last few years, and achieves the achievement in research attracted people's attention.
AlGaN/GaN hetero-junctions high electron mobility transistor (HEMT) has had shown that advantageous advantage in high-temperature device and HIGH-POWERED MICROWAVES device, and pursuit device altofrequency, high pressure, high power have attracted numerous research.In recent years, make higher frequency high pressure AlGaN/GaNHEMT and become the another study hotspot of concern.After having grown due to AlGaN/GaN hetero-junctions, heterojunction boundary exists for a large amount of two-dimensional electron gas 2DEG, and its mobility is significantly high, and therefore we are obtained in that higher device frequency characteristic.In improving AlGaN/GaN hetero-junctions electron mobility transistor breakdown voltage, people have carried out substantial amounts of research, find that puncturing of AlGaN/GaNHEMT device occurs mainly in grid by drain terminal, therefore the breakdown voltage of device is improved, the electric field redistribution in grid leak region must be made, especially reduce grid by the electric field of drain terminal, for this, there has been proposed the method adopting field plate structure:
1. adopt field plate structure.Referring to YujiAndo, AkioWakejima, the NovelAlGaN/GaNdual-field-plateFETwithhighgain of YasuhiroOkamoto etc., increasedlinearityandstability, IEDM2005, pp.576-579,2005 (a kind of double; two field plate field-effect transistors with high-gain, high linearity and stability).AlGaN/GaNHEMT device adopts grid field plate and source field plate structure simultaneously, by the breakdown voltage of device from individually adopting the 125V of grid field plate to bring up to the 250V after adopting pair field plate, and reduces gate leakage capacitance, improve the linearity and the stability of device.
2. adopt super-junction structures.Referring to AkiraNakajima, the GaNbasedsuperheterojunctionfieldeffecttransistorsusingth epolarizationjunctionconcept (a kind of superjunction field-effect transistor based on GaN utilizing polarization knot) of YasunobuSumida, MaheshH.This device architecture has 2DEG and 2DHG simultaneously, when grid forward bias, there is not any change in the concentration of 2DEG, therefore the conducting resistance of device will not increase, when gate backbias, 2DEG in raceway groove can exhaust due to electric discharge, thus improve the breakdown voltage (being increased to 560V from 110V) of device, and conducting resistance is 6.1m Ω cm2
But, all there is the weak point that conducting resistance is bigger in the high tension apparatus with above two structure.
Summary of the invention
For solving the deficiencies in the prior art, it is an object of the invention to provide a kind of structure of the AlGaN/GaN high tension apparatus based on super junction leakage field plate that the application to high pressure, low on-resistance requires that meets, and there is good controllability and repeatability make this method based on the AlGaN/GaN high tension apparatus of super junction leakage field plate.
In order to realize above-mentioned target, the present invention adopts the following technical scheme that:
A kind of AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterized in that, include successively from bottom to up: substrate, GaN cushion, intrinsic GaN channel layer or AlGaN channel layer, AlN sealing coat and AlGaN potential barrier, AlGaN potential barrier has in the horizontal direction successively: source electrode, grid and compound drain electrode, the drain electrode of aforementioned compound includes: drain electrode, by aforementioned drain electrode simultaneously upwards and the drain electrode field plate extended to form to grid direction, between source electrode and grid, the linear AlGaN layer of extension above AlGaN potential barrier between grid and compound drain electrode, the top of drain electrode field plate online property AlGaN layer, aforementioned grid also extends to form to source electrode direction and the source field plate of linear AlGaN layer upper surface, in linear AlGaN layer between grid and compound drain electrode, extension has p-type GaN epitaxial layer, and p-type GaN epitaxial layer has the base stage electrically connected with grid, linear AlGaN layer between grid and compound drain electrode, the width of p-type GaN epitaxial layer is sequentially reduced;Aforementioned AlGaN potential barrier is made up of the i type AlGaN layer of lower floor and the n-type AlGaN layer on upper strata;The upper surface of the drain electrode of aforementioned source electrode, grid, compound and base stage is also formed with adding thick electrode, and the both sides adding thick electrode are each formed with passivation layer.
The aforesaid AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterised in that aforesaid substrate is sapphire, carborundum, GaN or MgO.
The aforesaid AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterised in that in aforementioned AlGaN potential barrier, the component ratio of Al and Ga can regulate, the component of Al, Ga, N respectively x, 1-x, 1,1 > x > 0.
The aforesaid AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterised in that in aforementioned linear AlGaN layer, the direction that the component of Al grows along material epitaxy is increased linearly to y by x, and the component of Al and Ga can regulate, the component of Al, Ga, N respectively y, 1-y, 1,1 > y > x > 0.
The aforesaid AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterised in that in aforementioned intrinsic AlGaN channel layer, the component of Al is less than x, and the component ratio of Al and Ga can regulate, the component of Al, Ga, N respectively z, 1-z, 1,1 > x > z > 0.
The aforesaid AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterised in that aforementioned passivation layer is SiN, Al2O3Or HfO2
The aforesaid AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterised in that the width < 1 μm in aforementioned drain electrode field plate online property AlGaN layer.
The aforesaid AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterised in that width≤1 μm of aforementioned grid source field plate.
The aforesaid AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterised in that aforementioned p-type GaN layer is replaced by p-type InGaN layer, in aforementioned p-type InGaN layer, In component is constant or In component is gradually increased.
The method making the aforesaid AlGaN/GaN high tension apparatus based on super junction leakage field plate, it is characterised in that comprise the following steps:
(1) the linear AlGaN/AlGaN/AlN/GaN material of epitaxially grown p-GaN/ is carried out organic washing, clean with the deionized water of flowing and put into HCl:H2The solution of O=1:1 carries out corrosion 30-60s, finally cleans with the deionized water of flowing and dry up with high pure nitrogen;
(2) the AlGaN/AlN/GaN heterojunction material cleaned up is carried out photoetching and dry etching, be formed with region meas;
(3) the AlGaN/AlN/GaN heterojunction material preparing table top is carried out photoetching, form the etched area of p-type GaN and linear AlGaN layer, put in ICP dry etching reative cell and etch, the p-type GaN epitaxial layer above the drain electrode of grid, source electrode and compound, linear AlGaN layer are all etched away;
(4) device is carried out photoetching, be then placed in electron beam evaporation platform and deposit metal ohmic contact Ti/Al/Ni/Au=20/120/45/50nm and peel off, in nitrogen environment, finally carry out the rapid thermal annealing of 850 DEG C of 35s, form Ohmic contact;
(5) device preparing Ohmic contact is carried out photoetching, form the etched area of p-type GaN epitaxial layer, put in ICP dry etching reative cell and etch, by between grid and drain electrode between subregion and grid and source electrode the p-type GaN epitaxial layer of Zone Full etch away, form between grid leak the 3rd region between first area and second area and grid source;
(6) device preparing Ohmic contact is carried out photoetching, form base region, be then placed in electron beam evaporation platform and deposit Ni/Au=20/20nm and peel off, in atmospheric environment, finally carry out the annealing of 550 DEG C of 10min, form base ohmic contact;
(7) photoetching is carried out to completing device prepared by base stage, form gate metal, grid source field plate and drain electrode field plate region, it is then placed in electron beam evaporation platform and deposits Ni/Au=20/200nm and peel off, complete the preparation of grid, grid source field plate and drain electrode field plate;
(8) device completing preparation being put into PECVD reative cell deposit SiN passivating film, the deposition thickness of passivating film is 200nm-300nm;
(9) device is carried out again, photoetching development, formed SiN thin film etched area, and put in ICP dry etching reative cell etch, SiN thin film source electrode, drain and gate covered above etches away;
(10) device is carried out, photoetching development, and put in electron beam evaporation platform deposit Ti/Au=20/200nm add thick electrode, complete the preparation of integral device.
The invention have benefit that:
1, between grid leak, between first area, second area and grid source, the 3rd region is formed such that: during break-over of device, the 2DEG concentration in first area, second area and the 3rd region increases, and resistance is reduced, and has reached to reduce the purpose of device on-resistance;During device cut-off, the 2DEG of first area is reduced, identical when the 2DEG of second area is with break-over of device, adds the width of device depletion region, changes Electric Field Distribution, has reached to improve the purpose of device electric breakdown strength;
2, the present invention adopts compound drain electrode structure and grid source field plate, it is ensured that peak electric field does not appear in drain edge and the grid boundary near source, has reached to improve the purpose of device electric breakdown strength;
3, the method for the present invention, has good controllability and repeatability.
Accompanying drawing explanation
Fig. 1 is the cross-sectional view of a specific embodiment of the high tension apparatus of the present invention;
Fig. 2 is the fabrication processing figure of the high tension apparatus of the present invention.
The implication of accompanying drawing labelling in figure: 1-substrate, 2-GaN cushion, 3-intrinsic GaN channel layer, 4-AlN sealing coat, 5-AlGaN barrier layer, 501-i type AlGaN layer, 502-n type AlGaN layer, 6-source electrode, 7-grid, 8-drains, and 9-drains field plate, the linear AlGaN layer of 10-, 11-source field plate, 12-p type GaN epitaxial layer, 13-base stage, 14-adds thick electrode, 15-passivation layer, and D1 represents that first area, D2 represent that second area, D3 represent the 3rd region.
Detailed description of the invention
Below in conjunction with the drawings and specific embodiments, the present invention done concrete introduction.
First, the structure of the AlGaN/GaN high tension apparatus based on super junction leakage field plate of the present invention is introduced.
With reference to Fig. 1, the AlGaN/GaN high tension apparatus based on super junction leakage field plate of the present invention, its structure includes from bottom to up successively: substrate 1, GaN cushion 2, intrinsic GaN channel layer 3 (intrinsic GaN channel layer 3 can also use AlGaN channel layer to replace), AlN sealing coat 4 and AlGaN potential barrier 5, AlGaN potential barrier 5 is made up of the i type AlGaN layer 501 of lower floor and the n-type AlGaN layer 502 on upper strata, wherein, AlGaN potential barrier 5 has in the horizontal direction successively: source electrode 6, grid 7 and compound drain electrode, compound drain electrode includes: drain electrode 8, by drain electrode 8 simultaneously upwards and the drain electrode field plate 9 extended to form to grid 7 direction.The linear AlGaN layer 10 of extension above AlGaN potential barrier 5 between source electrode 6 and grid 7, between grid 7 and compound drain electrode, drain electrode field plate 9 is above linear AlGaN layer 10, grid 7 also extends to form to source electrode 6 direction and the source field plate 11 of linear AlGaN layer 10 upper surface, width≤1 μm of source field plate 11;In linear AlGaN layer 10 between grid 7 and compound drain electrode, extension has p-type GaN epitaxial layer 12 (p-type GaN epitaxial layer 12 can also use p-type InGaN layer to replace, in p-type InGaN layer, In component is constant or In component is gradually increased), and p-type GaN epitaxial layer 12 has the base stage 13 electrically connected with grid 7, the linear AlGaN layer 10 between grid 7 and compound drain electrode, the width of p-type GaN epitaxial layer 12 are sequentially reduced.Additionally, the upper surface of the drain electrode of source electrode 6, grid 7, compound and base stage 13 is also formed with adding thick electrode 14, the both sides adding thick electrode 14 are each formed with passivation layer 15, passivation layer 15 preferred SiN, Al2O3Or HfO2
As the preferred scheme of one, substrate is sapphire, carborundum, GaN or MgO.
As the preferred scheme of one, in AlGaN potential barrier 5, the component ratio of Al and Ga can regulate, the component of Al, Ga, N respectively x, 1-x, 1,0 < x < 1, i.e. AlxGa1-xN。
It is further preferred that in linear AlGaN layer 10, the component of Al is increased linearly to y along the direction that material epitaxy grows by x, and the component ratio of Al and Ga can regulate, the component of Al, Ga, N respectively y, 1-y, 1,1 > y > x > 0, i.e. AlyGa1-yN。
It is assumed that the thickness of linear AlGaN layer 10 is L, then the distance of the lower surface from linear AlGaN layer is L1The weight content of place Al is: (y-x) × L1/L。
It is further preferred that in intrinsic AlGaN channel layer, the component of Al is less than x, and the component ratio of Al and Ga can regulate, the component of Al, Ga, N respectively z, 1-z, 1,1 > x > z > 0, i.e. AlzGa1-zN。
It follows that introduce the method making the above-mentioned AlGaN/GaN high tension apparatus based on super junction leakage field plate.
With reference to Fig. 2, this manufacture method comprises the following steps:
1, the linear AlGaN/AlGaN/AlN/GaN material of epitaxially grown p-GaN/ is carried out organic washing, clean with the deionized water of flowing and put into HCl:H2The solution of O=1:1 carries out corrosion 30-60s, finally cleans with the deionized water of flowing and dry up with high pure nitrogen.
2, the AlGaN/AlN/GaN heterojunction material cleaned up is carried out photoetching and dry etching, be formed with region meas.
3, the AlGaN/AlN/GaN heterojunction material preparing table top is carried out photoetching, form the etched area of p-type GaN and linear AlGaN layer, put in ICP dry etching reative cell, process conditions are: upper electrode power is 200W, lower electrode power is 20W, and chamber pressure is 1.5Pa, Cl2Flow be 10sccm, N2Flow be 10sccm, etch period is 5min-8min, and by the p-type GaN epitaxial layer of grid, source electrode and compound drain electrode top, linear AlGaN layer all etches away.
4, device is carried out photoetching, be then placed in electron beam evaporation platform and deposit metal ohmic contact Ti/Al/Ni/Au=20/120/45/50nm and peel off, in nitrogen environment, finally carry out the rapid thermal annealing of 850 DEG C of 35s, form Ohmic contact.
5, the device preparing Ohmic contact carrying out photoetching, form the etched area of p-type GaN epitaxial layer, put in ICP dry etching reative cell, process conditions are: upper electrode power is 200W, and lower electrode power is 20W, and chamber pressure is 1.5Pa, Cl2Flow be 10sccm, N2Flow be 10sccm, etch period is 3min-5min, the p-type GaN epitaxial layer of subregion between grid and drain electrode is etched away, form first area D1 (i.e. p-type GaN epitaxial layer and the simultaneous region of linear AlGaN layer between grid leak) and second area D2 between grid leak (i.e. the region of only linear AlGaN layer between grid leak) and the 3rd region D3 (i.e. the region of linear AlGaN layer between grid source) between grid source.
6, the device preparing Ohmic contact is carried out photoetching, form base region, be then placed in electron beam evaporation platform and deposit Ni/Au=20/20nm and peel off, in atmospheric environment, finally carry out the annealing of 550 DEG C of 10min, form base ohmic contact.
7, carry out photoetching to completing device prepared by base stage, form gate metal, grid source field plate and drain electrode field plate region, be then placed in electron beam evaporation platform and deposit Ni/Au=20/200nm and peel off, complete the preparation of grid, grid source field plate and drain electrode field plate.
8, putting into PECVD reative cell deposit SiN passivating film by completing device prepared by grid, concrete technology condition is: SiH4Flow be 40sccm, NH3Flow be 10sccm, chamber pressure is 1-2Pa, and radio-frequency power is 40W, the SiN passivating film that deposit 200nm-300nm is thick.
9, device is carried out again, photoetching development, form the etched area of SiN thin film, and put in ICP dry etching reative cell, process conditions are: upper electrode power is 200W, and lower electrode power is 20W, and chamber pressure is 1.5Pa, CF4The flow that flow is 20sccm, Ar gas be 10sccm, etch period is 10min, is etched away by the SiN thin film that source electrode and drain electrodes cover.
10, device is carried out, photoetching development, and put in electron beam evaporation platform deposit Ti/Au=20/200nm add thick electrode, complete the preparation of integral device.
As can be seen here, the method for the present invention has good controllability and repeatability.
Due to the present invention high tension apparatus its be formed: the 3rd region D3 between first area D1, second area D2 and grid source between grid leak so that:
(1) during break-over of device, the increase of the AlGaN/GaN interface 2DEG concentration immediately below the D1 of first area, immediately below second area D2 and immediately below the 3rd region D3 is nearly identical, it is all higher than the 2DEG concentration in raceway groove, therefore trizonal resistance all reduces to some extent, has reached to reduce the purpose of device on-resistance;
(2) during device cut-off (during grid 7 voltages≤threshold voltage), the 2DEG in raceway groove immediately below grid 7 is depleted, meanwhile owing to base stage 13 electrically connects with grid 7, therefore the 2DEG concentration immediately below the D1 of first area reduces (being even reduced to 50%) to some extent, the width making the depletion region of device increases to some extent, the region of afforded high electric field is widened, and has reached to improve the purpose of device electric breakdown strength;Additionally, identical when the 2DEG concentration immediately below second area D2 is with break-over of device, be conducive to the redistribution of electric field.
Further, since the high tension apparatus of the present invention have employed drain electrode field plate 9 and grid source field plate, it is ensured that peak electric field does not appear in drain electrode 8 and the grid boundary near source so that device electric breakdown strength is improved again.
To sum up aforementioned, the high tension apparatus of the present invention conducting resistance when conducting is reduced, and the breakdown voltage when cut-off state is improved, and has well taken into account the raising of device electric breakdown strength and the reduction of conducting resistance.
It should be noted that above-described embodiment does not limit the present invention in any form, all employings are equal to the technical scheme that the mode of replacement or equivalent transformation obtains, and all fall within protection scope of the present invention.

Claims (10)

1. based on the AlGaN/GaN high tension apparatus of super junction leakage field plate, it is characterized in that, include successively from bottom to up: substrate, GaN cushion, intrinsic GaN channel layer or AlGaN channel layer, AlN sealing coat and AlGaN potential barrier, AlGaN potential barrier has in the horizontal direction successively: source electrode, grid and compound drain electrode, the drain electrode of described compound includes: drain electrode, by described drain electrode simultaneously upwards and the drain electrode field plate extended to form to grid direction, between source electrode and grid, the linear AlGaN layer of extension above AlGaN potential barrier between grid and compound drain electrode, the top of drain electrode field plate online property AlGaN layer, described grid also extends to form to source electrode direction and the source field plate of linear AlGaN layer upper surface, in linear AlGaN layer between grid and compound drain electrode, extension has p-type GaN epitaxial layer, and p-type GaN epitaxial layer has the base stage electrically connected with grid, linear AlGaN layer between grid and compound drain electrode, the width of p-type GaN epitaxial layer is sequentially reduced;Described AlGaN potential barrier is made up of the i type AlGaN layer of lower floor and the n-type AlGaN layer on upper strata;The upper surface of the drain electrode of described source electrode, grid, compound and base stage is also formed with adding thick electrode, and the both sides adding thick electrode are each formed with passivation layer.
2. the AlGaN/GaN high tension apparatus based on super junction leakage field plate according to claim 1, it is characterised in that described substrate is sapphire, carborundum, GaN or MgO.
3. the AlGaN/GaN high tension apparatus based on super junction leakage field plate according to claim 1, it is characterised in that in described AlGaN potential barrier, the component ratio of Al and Ga can regulate, the component of Al, Ga, N respectively x, 1-x, 1,1 > x > 0.
4. the AlGaN/GaN high tension apparatus based on super junction leakage field plate according to claim 3, it is characterized in that, in described linear AlGaN layer, the direction that the component of Al grows along material epitaxy is increased linearly to y by x, and the component of Al and Ga can regulate, the component of Al, Ga, N respectively y, 1-y, 1,1 > y > x > 0.
5. the AlGaN/GaN high tension apparatus based on super junction leakage field plate according to claim 3, it is characterised in that in described intrinsic AlGaN channel layer, the component of Al is less than x, and the component ratio of Al and Ga can regulate, the component of Al, Ga, N respectively z, 1-z, 1,1 > x > z > 0.
6. the AlGaN/GaN high tension apparatus based on super junction leakage field plate according to claim 1, it is characterised in that described passivation layer is SiN, Al2O3Or HfO2
7. the AlGaN/GaN high tension apparatus based on super junction leakage field plate according to claim 1, it is characterised in that the width < 1 μm in described drain electrode field plate online property AlGaN layer.
8. the AlGaN/GaN high tension apparatus based on super junction leakage field plate according to claim 1, it is characterised in that width≤1 μm of described grid source field plate.
9. the AlGaN/GaN high tension apparatus based on super junction leakage field plate according to claim 1, it is characterised in that described p-type GaN layer is replaced by p-type InGaN layer, in described p-type InGaN layer, In component is constant or In component is gradually increased.
10. the method for the making AlGaN/GaN high tension apparatus based on super junction leakage field plate described in claim 1, it is characterised in that comprise the following steps:
(1) the linear AlGaN/AlGaN/AlN/GaN material of epitaxially grown p-GaN/ is carried out organic washing, clean with the deionized water of flowing and put into HCl:H2The solution of O=1:1 carries out corrosion 30-60s, finally cleans with the deionized water of flowing and dry up with high pure nitrogen;
(2) the AlGaN/AlN/GaN heterojunction material cleaned up is carried out photoetching and dry etching, be formed with region meas;
(3) the AlGaN/AlN/GaN heterojunction material preparing table top is carried out photoetching, form the etched area of p-type GaN and linear AlGaN layer, put in ICP dry etching reative cell and etch, the p-type GaN epitaxial layer above the drain electrode of grid, source electrode and compound, linear AlGaN layer are all etched away;
(4) device is carried out photoetching, be then placed in electron beam evaporation platform and deposit metal ohmic contact Ti/Al/Ni/Au=20/120/45/50nm and peel off, in nitrogen environment, finally carry out the rapid thermal annealing of 850 DEG C of 35s, form Ohmic contact;
(5) device preparing Ohmic contact is carried out photoetching, form the etched area of p-type GaN epitaxial layer, put in ICP dry etching reative cell and etch, by between grid and drain electrode between subregion and grid and source electrode the p-type GaN epitaxial layer of Zone Full etch away, form between grid leak the 3rd region between first area and second area and grid source;
(6) device preparing Ohmic contact is carried out photoetching, form base region, be then placed in electron beam evaporation platform and deposit Ni/Au=20/20nm and peel off, in atmospheric environment, finally carry out the annealing of 550 DEG C of 10min, form base ohmic contact;
(7) photoetching is carried out to completing device prepared by base stage, form gate metal, grid source field plate and drain electrode field plate region, it is then placed in electron beam evaporation platform and deposits Ni/Au=20/200nm and peel off, complete the preparation of grid, grid source field plate and drain electrode field plate;
(8) device completing preparation being put into PECVD reative cell deposit SiN passivating film, the deposition thickness of passivating film is 200nm-300nm;
(9) device is carried out again, photoetching development, formed SiN thin film etched area, and put in ICP dry etching reative cell etch, SiN thin film source electrode, drain and gate covered above etches away;
(10) device is carried out, photoetching development, and put in electron beam evaporation platform deposit Ti/Au=20/200nm add thick electrode, complete the preparation of integral device.
CN201410033431.8A 2014-01-22 2014-01-22 AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof Expired - Fee Related CN103762235B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410033431.8A CN103762235B (en) 2014-01-22 2014-01-22 AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410033431.8A CN103762235B (en) 2014-01-22 2014-01-22 AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof

Publications (2)

Publication Number Publication Date
CN103762235A CN103762235A (en) 2014-04-30
CN103762235B true CN103762235B (en) 2016-06-29

Family

ID=50529445

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410033431.8A Expired - Fee Related CN103762235B (en) 2014-01-22 2014-01-22 AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof

Country Status (1)

Country Link
CN (1) CN103762235B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111900203B (en) * 2020-06-30 2022-08-16 中国电子科技集团公司第五十五研究所 GaN-based high-hole mobility transistor and preparation method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102832124A (en) * 2011-06-15 2012-12-19 三菱电机株式会社 Method of manufacturing nitride semiconductor device
CN103035701A (en) * 2011-09-29 2013-04-10 富士通株式会社 Semiconductor device and method for fabricating the same
US8436399B2 (en) * 2009-03-04 2013-05-07 Panasonic Corporation Semiconductor device
CN103400856A (en) * 2013-07-04 2013-11-20 西安电子科技大学 One-dimensional electronic gas GaN-based HEMT (High Electron Mobility Transistor) device adopting selective area epitaxy and preparation method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7795642B2 (en) * 2007-09-14 2010-09-14 Transphorm, Inc. III-nitride devices with recessed gates
KR101843192B1 (en) * 2011-09-30 2018-03-29 삼성전기주식회사 Nitride semiconductor device and manufacturing method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8436399B2 (en) * 2009-03-04 2013-05-07 Panasonic Corporation Semiconductor device
CN102832124A (en) * 2011-06-15 2012-12-19 三菱电机株式会社 Method of manufacturing nitride semiconductor device
CN103035701A (en) * 2011-09-29 2013-04-10 富士通株式会社 Semiconductor device and method for fabricating the same
CN103400856A (en) * 2013-07-04 2013-11-20 西安电子科技大学 One-dimensional electronic gas GaN-based HEMT (High Electron Mobility Transistor) device adopting selective area epitaxy and preparation method thereof

Also Published As

Publication number Publication date
CN103762235A (en) 2014-04-30

Similar Documents

Publication Publication Date Title
CN105355659A (en) Trench-gate AlGaN/GaN HEMT device structure and manufacturing method
CN103904114B (en) Add source field plate enhanced AlGaN/GaN HEMT device architecture and preparation method thereof
CN105448964A (en) Composite stepped field plate trench gate AlGaN/GaN HEMT high-voltage device structure and manufacturing method therefor
CN103904111B (en) Based on enhanced AlGaN/GaN HEMT device structure and preparation method thereof
CN104037218A (en) High-performance AlGaN/GaN HEMT high-voltage element structure based on polarization effect and manufacturing method
CN105448975A (en) Composite step field plate grooved-gate high electron mobility transistor (HEMT) high-voltage device and fabrication method thereof
CN103745990B (en) Depletion-mode AlGaN/GaN MISHEMT high tension apparatus and preparation method thereof
CN103745992B (en) AlGaN/GaN MISHEMT high tension apparatus based on compound drain electrode and preparation method thereof
CN104064595B (en) A kind of enhanced AlGaN based on slot grid structure/GaN MISHEMT device architecture and preparation method thereof
CN103762234B (en) Based on the AlGaN/GaN MISHEMT high tension apparatus and preparation method thereof of super junction leakage field plate
CN103779406B (en) Add source field plate depletion type insulated gate AlGaN/GaN device architecture and preparation method thereof
CN103794643B (en) A kind of based on groove grid high tension apparatus and preparation method thereof
CN104037217B (en) AlGaN/GaN HEMT switching element structure based on composite dipole layer and manufacturing method
CN104037215B (en) Reinforced AlGaN/GaN MISHEMT element structure based on polymer and manufacturing method thereof
CN103762235B (en) AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof
CN103996707B (en) Add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof
CN103779409B (en) Depletion-type AlGaN/GaN HEMT structure and manufacturing method thereof
CN103779411B (en) High voltage device based on super junction groove gates and manufacturing method of high voltage device
CN103745993B (en) Based on the AlGaN/GaN MISHEMT high tension apparatus and preparation method thereof of superjunction
CN103904110B (en) Add grid field plate depletion type insulated gate AlGaN/GaN device architecture and preparation method thereof
CN103745991B (en) AlGaN/GaN high tension apparatus based on super knot and preparation method thereof
CN103839996A (en) Groove grid high-voltage device based on composite drain electrode and method for manufacturing same
CN104037220A (en) Reinforced AlGaN/GaN MISHEMT element structure based on dipole layer floating grid structure and manufacturing method thereof
CN103779398B (en) Band source field plate groove grid AIGaN/GaN HEMT device architecture and preparation method thereof
CN103779410B (en) Groove grid high tension apparatus based on super junction leakage field plate and preparation method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160629

Termination date: 20210122