CN103762227B - A kind of sull, contain transistor of this film and preparation method thereof - Google Patents

A kind of sull, contain transistor of this film and preparation method thereof Download PDF

Info

Publication number
CN103762227B
CN103762227B CN201410031240.8A CN201410031240A CN103762227B CN 103762227 B CN103762227 B CN 103762227B CN 201410031240 A CN201410031240 A CN 201410031240A CN 103762227 B CN103762227 B CN 103762227B
Authority
CN
China
Prior art keywords
sull
channel layer
gate electrode
substrate
source area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410031240.8A
Other languages
Chinese (zh)
Other versions
CN103762227A (en
Inventor
康晋锋
贡献
喻韵璇
刘冬
刘晓彦
韩德栋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peking University
Original Assignee
Peking University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peking University filed Critical Peking University
Priority to CN201410031240.8A priority Critical patent/CN103762227B/en
Publication of CN103762227A publication Critical patent/CN103762227A/en
Application granted granted Critical
Publication of CN103762227B publication Critical patent/CN103762227B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H01L29/78693Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate the semiconducting oxide being amorphous

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)

Abstract

The invention belongs to field of semiconductor devices, a kind of sull is provided, it is Ba-Zn-Sn-O sull, and in oxide, the mol ratio of each element is Ba:Zn:Sn=0.4~0.6:1.8~2.2:2. The present invention also provides transistor containing described sull and preparation method thereof. Adopt the sull channel layer based on Ba-Zn-Sn-O, can strengthen the control ability that sull channel layer forms for carrier, improve on-off ratio, significantly increase mobility, optimize sub-threshold slope, ensureing, in the reliability and electrology characteristic basis of thin film transistor (TFT), to make the sull channel layer of thin film transistor (TFT) have material range of choice widely.

Description

A kind of sull, contain transistor of this film and preparation method thereof
Technical field
The invention belongs to field of semiconductor devices, be specifically related to a kind of sull of includingSemiconductor devices and preparation method thereof.
Background technology
In image display technology field, conventionally can adopt in a large number thin film transistor (TFT) built-up circuitDrive display unit. And in the past in long time, thin film transistor (TFT) generally adopt andCMOS(ComplementaryMetalOxideSemiconductor, CMOSSemiconductor) the silicon based material of process compatible prepares.
But the light transmission of silicon based material is poor. And in the time of these silicon based materials of preparation, withPolysilicon is compared the film forming of the non-crystalline silicon that can prepare at low temperatures, also need approximately 200 DEG C aboveHigh temperature. Can not prepare as base material with possessing cheapness, light weight, flexual polymer filmSilicon based material. Therefore, prepare thin film transistor (TFT) with silicon based material, exist heating cost high,Preparation time length waits more significant shortcoming.
In view of silica-based TFT(ThinFilmTransistor, TFT,Thin film transistor (TFT)) there is above-mentioned shortcoming, in recent ten years scientists in device and preparation methodFinding always and developing the semi-conducting material that can replace silicon based material. Transparent oxide is partly ledBody material, owing to can realizing film formation at low temp, and has the excellent spies such as higher mobilityProperty, have been a great concern. Wherein, as document K.Nomuraetal. "Room-temperaturefabricationoftransparentflexiblethin-filmtransistorsusingamorphousoxidesemiconductors”,Nature,432,p488-492(2004)Described in, the In-Ga-Zn-O film forming with In, Ga, Zn element, because it is compared and passesThe ZnO semiconductor that system uses, has less cut-off current, larger switch current ratio and moreHigh mobility, becomes the focus of research gradually.
But, due in In-Ga-Zn-O membrane structure, Ga element is with the associativity of O elementProblem, in the channel layer that makes to form, oxygen room is more, the inhibition ability forming for carrier, to thin film transistor (TFT) threshold voltage, leakage current IoffAnd on-off ratio has larger impact.And the content of In element in the earth's crust is 1 × 10-5%, and be poisonous. And Sn element is on groundContent in shell is 4 × 10-3%, compares more horn of plenty, meanwhile, and similar due to atomic structureProperty, Sn can play the effect of carrier mobility in the raising material identical with In.
For pure ZTO(Zn-Sn-O) film, the control ability that channel layer forms carrier, the leakage current while simultaneously shutoff is larger. Suitably doping can significantly improve the performance of ZTO;The control ability forming for carrier with the channel layer that overcomes existing ZTO thin film transistor (TFT)A little less than, turn-off the problem that leakage current is large simultaneously.
Therefore,, if can develop brand-new sull, overcome lacking of existing sullPoint, certainly will have very large application prospect and economic worth.
Summary of the invention
For the weak point of this area, first object of the present invention is to propose a kind of oxideFilm.
Second object of the present invention is to propose a kind of transistor that contains sull.
The 3rd object of the present invention is to propose the described transistorized method of preparation.
The technical scheme that realizes above-mentioned purpose of the present invention is:
A kind of sull, it is Ba-Zn-Sn-O sull, each unit in oxideThe mol ratio of element is Ba:Zn:Sn=0.4~0.6:1.8~2.2:2, and the ratio in oxide is correspondingRatio in barium monoxide, zinc oxide, tin oxide, for example Ba0.5mol, Zn2mol, SnIn the Ba-Zn-Sn-O sull of 2mol, the molal quantity of oxygen is 4.5mol.
Further, in described sull also doped with metallic element titanium, aluminium, magnesium, zirconium,At least one in hafnium, praseodymium, cerium, yttrium, lanthanum or neodymium, and the rubbing of the metallic element adulteratingYour content is 10~99% of Ba molar content.
The transistor that contains sull of the present invention.
Preferably, described transistor is bottom gate alternating expression thin film transistor (TFT); Described bottom gate alternating expressionThin film transistor (TFT) comprises: sull channel layer, substrate, gate electrode, gate insulator,Source area and drain region;
Described sull channel layer, gate electrode, gate insulator, source area and drain regionAll be arranged on substrate, described sull channel layer and gate electrode pass through gate insulatorSeparate; Described source area and drain region are divided and are located at sull channel layer both sides, and not mutualContact.
Described transistorized structure can be: from described substrate upwards, set gradually gate electrode,Gate insulator, sull channel layer; And gate insulator cover described gate electrode, withDescribed substrate contact; Described source area and drain region are divided and are located at sull channel layer both sides,And do not contact with each other.
Or described transistorized structure can be: from described substrate upwards, set gradually oxidationThing film channel layer, gate insulator, gate electrode; Described source area and drain region are divided and are located at oxygenCompound film channel layer both sides, and with described substrate contact.
Or described transistorized structure can be: from described substrate upwards, set gradually oxidationThing film channel layer, gate insulator, gate electrode; Described source area and drain region are divided and are located at oxygenThe both sides of compound film channel layer top, and with described substrate contact.
Prepare transistorized method of the present invention, comprise step: with metal or conductive oxidePrepare conductive film, adopt sol-gal process to prepare described sull channel layer, use gas phaseDeposition or magnetron sputtering or Atomic layer deposition method are prepared gate insulator, make by etchingDescribed conductive film part forms gate electrode, part forms source area and drain region.
Described substrate can adopt silicon, glass or plastics. Described gate electrode, source area and described inDrain region can adopt metal (as Ti, Pt, Ru, Cu, Au, Ag, Mo, Cr, Al,Ta, W or its alloy) or conductive oxide (as tin oxide, zinc oxide, indium oxide, oxygenChange the one in indium tin, indium zinc oxide, gallium oxide zinc or aluminum zinc oxide).
Described gate insulator can be such as SiO2、Si3N4、SiON、HfO2、Al2O3、Y2O3Or Ta2O5And so on dielectric material, high-k dielectric material or their mixture.
According to transistor concrete structure difference, can select the priority different order of a step. For exampleStructure " from described substrate upwards, sets gradually gate electrode, gate insulator, sullChannel layer; And gate insulator cover described gate electrode, with described substrate contact; Described source electrodeDistrict and drain region are divided and are located at sull channel layer both sides, and do not contact with each other ", preparation stepSuddenly be:
A: clean substrate;
B: forming gate electrode above described substrate: make grid by lithography above described substrateElectrode district, the ITO(IndiumTin of employing magnetron sputtering technique growth one deck 50~300 nanometer thicknessOxides, nano indium tin metal oxide) conductive film, use stripping means to form gate electrode.
C: in described gate electrode and described substrate not by part that described gate electrode coveredTop forms gate insulator: in described gate electrode and described substrate not by described gate electrode instituteThe top of the part covering, adopts PECVD(PlasmaEnhancedChemicalVaporDeposition, plasma enhanced chemical vapor deposition method) technology or magnetron sputtering technique orALD(Atomiclayerdeposition, ald) technology growth one deck 50~200 receivesThe folded gate dielectric layer of silica that rice is thick.
D: form sull channel layer above described gate insulator: at described gridThe oxide that the chemical formula of the top formation 80-150 nanometer of utmost point insulating barrier is Ba-Zn-Sn-O is thinFilm.
E: make described gate electrode exposed by etching, then at described sull channel layerThe both sides of top form respectively source area and drain region: the above-mentioned made sample of getting ready is carried outPhotoetching, is used watery hydrochloric acid to etch away a part of sull channel layer, then photoetching use hydrogenFluoric acid etches away the described gate insulator of appropriate section, exposes gate electrode; Then, employing is coveredLamina membranacea, uses the mode of thermal evaporation to draw as electrode at source-drain area formation 100nmAl, justObtain the TFT device of required preparation.
Preferably, adopt sol-gal process to prepare described sull channel layer, comprising: choosingSelect barium chloride, stannic chloride and zinc acetate compound are as presoma, in EGME liquid phaseDescribed presoma is mixed according to molar ratio, stir 15 minutes to 1 at temperature 30-60 DEG CHour, until form stable vitreosol system in solution, by this colloidal sol by spin coating sideMethod is deposited in substrate, is positioned over heat treatment 10-30min at 110-140 DEG C in air atmosphere.
Or, adopt sol-gal process to prepare described sull channel layer, comprising: select chlorineChange barium, stannic chloride, zinc acetate and metallic element titanium, aluminium, magnesium, zirconium, hafnium, praseodymium, cerium, yttrium,The soluble salt of lanthanum or neodymium, as presoma, in EGME by described presoma according toMolar ratio mixes, and stirs 15 minutes to 1 hour at temperature 30-60 DEG C, until in solutionForm stable vitreosol system, this colloidal sol is deposited in substrate to sky by spin coating methodAtmosphere is positioned over heat treatment 10-30min at 110-140 DEG C in enclosing.
Beneficial effect of the present invention is:
Adopt the sull channel layer based on Ba-Zn-Sn-O, can strengthen sullThe control ability that channel layer forms for carrier, improves on-off ratio, significantly increases mobility,Optimize sub-threshold slope, in the reliability and electrology characteristic basis of guarantee thin film transistor (TFT), makeThe sull channel layer that obtains thin film transistor (TFT) has material range of choice widely;
Head store invention also can be passed through the doping of other elements, to the oxide based on Ba-Zn-Sn-OThe characteristic of film channel layer is modulated, and further improves the reliability of thin film transistor (TFT); FavourableIn forming at low temperatures amorphous film, be conducive to the uniformity, the improvement that ensure prepared by deviceThe stability of the device of manufacturing by low temperature process; The In replacing in traditional scheme with Sn canNot reduce under the prerequisite of device performance, saving resource, reduces costs.
Brief description of the drawings
Fig. 1 is the bottom gate alternating expression thin-film transistor structure schematic diagram described in the embodiment of the present invention 1;
Fig. 2 is the preparation method of the bottom gate alternating expression thin film transistor (TFT) described in the embodiment of the present invention 1Flow chart;
Fig. 3 is the coplanar formula thin-film transistor structure of the bottom gate described in the embodiment of the present invention 2 schematic diagram;
Fig. 4 is the top grid alternating expression thin-film transistor structure schematic diagram described in the embodiment of the present invention 3;
Fig. 5 is the coplanar formula thin-film transistor structure of the top grid schematic diagram described in the embodiment of the present invention 4.
Detailed description of the invention
Below in conjunction with drawings and Examples, the specific embodiment of the present invention is done further in detailDescribe. Those skilled in the art should know, and following examples are only for the present invention is described, butBe not used for limiting the scope of the invention.
The present invention's material used is can purchase available conventional material from the market, notThe operational means of special instruction also can be considered the technological means of this area routine.
Embodiment 1
Fig. 1 is the present embodiment bottom gate alternating expression thin film transistor (TFT) (TFTwithinvertedStaggeredstructure) structural representation, as shown in Figure 1, described bottom gate alternating expression filmTransistor comprises: substrate 1(glass), gate electrode 2, gate insulator 3, sullChannel layer 4, source area 5 and drain region 6.
Gate electrode 2 is arranged on the top of substrate 1. Gate insulator 3 covers on gate electrode 2,The part that substrate 1 is not covered by gate electrode 2 contacts with gate insulator 3. SullChannel layer 4 is arranged on the top of gate insulator 3. It is thin that source area 5 is arranged on described oxideOne side of the top of film channel layer 4; Drain region 6 is arranged on described sull channel layer 4The opposite side of top. Gate electrode 2, described source area 5 and described drain region 6 are indium oxideTin material. Gate insulator 3 is SiO2Material.
The chemical formula of the sull that described sull channel layer 4 adopts isBa-Zn-Sn-O; The content mol ratio of each element is 0.5:2:2.
The preparation of this sull: selective chlorination barium, stannic chloride and the conduct of zinc acetate compoundPrecursor material is mixed these raw materials in liquid phase according to proportioning, be placed in water-bath spyAt 50 DEG C of fixed temperatures, stir 0.5 hour, by hydrolysis, condensation chemical reaction, shape in solutionBecome stable vitreosol system, then the colloidal sol in this system is deposited on by spin coating methodOn substrate, in air atmosphere, be positioned at 120 DEG C of drying bakers and place 10 minutes, finally formChemical formula is the film of Ba-Zn-Sn-O.
Transistor preparation process is as Fig. 2:
A: clean substrate: use supersonic cleaning machine to clean substrate of glass, first substrate of glass is soakedEnter in acetone heating water bath to 50 DEG C, ultrasonic 5 minutes; Again substrate of glass is immersed to anhydrous secondIn alcohol, heating water bath to 50 DEG C, ultrasonic 5 minutes.
B: forming gate electrode above described substrate: make grid by lithography above described substrateElectrode district, the ITO(IndiumTin of employing magnetron sputtering technique growth one deck 150 nanometer thicknessOxides, nano indium tin metal oxide) conductive film, use stripping means to form gate electrode.
C: in described gate electrode and described substrate not by part that described gate electrode coveredTop forms gate insulator: in described gate electrode and described substrate not by described gate electrode instituteThe top of the part covering, adopts PECVD(PlasmaEnhancedChemicalVaporDeposition, plasma enhanced chemical vapor deposition method) method growth one deck 150 nanometersThe folded gate dielectric layer of thick silica.
D: form sull channel layer above described gate insulator: at described gridIt is thin that the top of utmost point insulating barrier forms the oxide that the chemical formula of approximately 100 nanometers is Ba-Zn-Sn-OFilm.
E: make described gate electrode exposed by etching, then at described sull channel layerThe both sides of top form respectively source area and drain region: the above-mentioned made sample of getting ready is carried outPhotoetching, is used watery hydrochloric acid to etch away a part of sull channel layer, then photoetching use hydrogenFluoric acid etches away the gate insulator of appropriate section, exposes gate electrode; Then, adopt mask plateCover and do not need the place of aluminizing, use the mode of thermal evaporation to evaporate aluminium, form at source-drain areaThe Al electrode of 100nm is drawn, and has just obtained the TFT device of required preparation.
Experimental result shows, the bottom gate alternating expression thin film transistor (TFT) that the present embodiment obtains, its shutoffElectric current can be higher than 1 × 10-11A, on-off ratio is higher than 7 × 106, mobility can be higher than 5cm2/ (Vs), subthreshold value Slew Rate, lower than 1, is a kind of TFT device of better performances.
Embodiment 2
Fig. 3 is the coplanar formula thin film transistor (TFT) of the present embodiment bottom gate (TFTwithinvertedCoplanarstructure) structural representation, the coplanar formula thin film transistor (TFT) of described bottom gate comprises:Substrate 1, gate electrode 2, gate insulator 3, sull channel layer 4, source area 5 andDrain region 6.
The chemical formula of the sull that described sull channel layer 4 adopts isBa-Zn-Sn-O; The content mol ratio of each element is 0.6:2.2:2. The preparation of this sullMethod is with embodiment 1.
Described gate electrode 2 is arranged on substrate 1 (silicon base) top; Gate insulator 3 coversOn gate electrode 2, and the part not covered by gate electrode 2 with substrate 1 contacts; Source area 5A side above gate insulator 3, the opposite side of drain region 6 above gate insulator 3;Sull channel layer 4 is positioned at source area 5 and drain region 6 and gate insulator 3 tops.Gate electrode, source area and drain region adopt metal Ti material.
According to the architectural feature of the coplanar formula thin film transistor (TFT) of described bottom gate, those skilled in the art holdEasily obtain corresponding preparation method according to embodiment 1, the difference is that:
B: forming gate electrode above described substrate: make grid by lithography above described substrateElectrode district, the Ti conductive film of employing magnetron sputtering technique growth one deck 200 nanometer thickness, usesStripping means forms gate electrode.
C: in described gate electrode and described substrate not by part that described gate electrode coveredTop forms gate insulator: in described gate electrode and described substrate not by described gate electrode instituteThe top of the part covering, the titanium dioxide of employing magnetically controlled sputter method growth one deck 150 nanometer thicknessSilicon is folded gate dielectric layer.
The bottom gate alternating expression thin film transistor (TFT) that the present embodiment obtains has with embodiment 1 same goodPerformance.
Embodiment 3
Fig. 4 is the present embodiment top grid alternating expression thin film transistor (TFT) (TFTwithtopgateStaggeredstructure) structural representation, described top grid alternating expression thin film transistor (TFT) comprises:Substrate 1, gate electrode 2, gate insulator 3, sull channel layer 4, source area 5 and leakagePolar region 6.
The chemical formula of the sull that described sull channel layer 4 adopts isBa-Zn-Sn-O; The content mol ratio of each element is 0.5:2.2:2. The preparation of this sullMethod is with embodiment 1.
Structure between transistorized each parts is as follows:
Described sull channel layer 4 arranges substrate (plastic-substrates) top, source area 5With drain region 6 in sull channel layer 4 both sides and do not contact with each other; Gate insulator 3Be arranged on the top of sull channel layer 4; Gate electrode 2 is arranged on described gate insulator3 top. Gate electrode, source area and drain region adopt tin indium oxide material.
According to the architectural feature of described top grid alternating expression thin film transistor (TFT), those skilled in the art holdEasily obtain corresponding preparation method according to embodiment 1, the difference is that:
B: forming gate electrode above described substrate: make grid by lithography above described substrateElectrode district, the ITO(IndiumTin of employing magnetron sputtering technique growth one deck 100 nanometer thicknessOxides, nano indium tin metal oxide) conductive film, use stripping means to form gate electrode.
C: in described gate electrode and described substrate not by part that described gate electrode coveredTop forms gate insulator: in described gate electrode and described substrate not by described gate electrode instituteThe top of the part covering, adopts ALD(Atomiclayerdeposition, ald)The folded gate dielectric layer of silica of method growth one deck 100 nanometer thickness.
The bottom gate alternating expression thin film transistor (TFT) that the present embodiment obtains has with embodiment 1 same goodPerformance.
Embodiment 4
Fig. 5 is the coplanar formula thin film transistor (TFT) of the present embodiment top grid (TFTwithtopgateCoplanarstructure) structural representation, grid coplanar formula thin film transistor (TFT) in described top comprises:Substrate 1, gate electrode 2, gate insulator 3, sull channel layer 4, source area 5 and leakagePolar region 6.
The oxygen for calcium doping of the sull that described sull channel layer 4 adoptsCompound, the content mol ratio of Ca, Ba, Zn, the each element of Sn is 0.4:0.5:2:2. Other portionsPart material is with embodiment 1. The preparation method of sull is: selective chlorination barium, stannic chloride,Zinc acetate and calcium chloride as presoma, are pressed described presoma in liquid phase EGMEMix according to molar ratio, stir 0.5 hour at temperature 30-60 DEG C, until form in solutionStable vitreosol system, is deposited on this colloidal sol in substrate by spin coating method air atmosphereIn enclosing, be positioned over heat treatment 10-30min at 110-140 DEG C.
Bottom gate described in miscellaneous part in the coplanar formula thin film transistor (TFT) of described top grid and embodiment 1The material that in alternating expression thin film transistor (TFT), miscellaneous part adopts is identical, except described sullOutside the material of channel layer, the difference also having is that the structure between each parts is as follows:
Sull channel layer 4 is arranged on the top of described substrate 1; Source area 5 and drain electrodeDistrict 6 is arranged on the both sides, top of described sull channel layer 4; Gate insulator 43 is establishedPut at described sull channel layer 4 and do not covered by described source area 5 and described drain region 6The top of the part of lid; Gate electrode 2 is arranged on the top of gate insulator 3.
According to the architectural feature of the coplanar formula thin film transistor (TFT) of described top grid, those skilled in the art holdEasily obtain corresponding preparation method according to embodiment 1, therefore, at this to its preparation method no longerRepeat. The bottom gate alternating expression thin film transistor (TFT) that the present embodiment obtains has with embodiment 1 good equallyGood performance.
Comparative example 1
The chemical formula of sull is Ga-ZTO; The content of each element is respectively Ga:Zn:Sn=0.5:2:2. Preparation method is: sol-gal process. Identical with the preparation method of example 1
The performance of the sull obtaining: cut-off current can reach 10-10A, on-off ratio4.35*106, mobility can reach 0.98cm2/ (Vs), subthreshold value Slew Rate is 0.67
Comparative example 2
The chemical formula of existing sull is Ba-IZO; The content of each element is respectively Ba:In:Zn=0.5:2:2. Preparation method is: sputtering method.
The performance of the sull obtaining: cut-off current can reach 10-10A, on-off ratioCan reach 105, mobility can reach 1.43cm2/ (Vs), subthreshold value Slew Rate is 0.94.
Than traditional thin film transistor (TFT) based on In-Ga-Zn-O, of the present invention based onThe thin film transistor (TFT) of Ba-Zn-Sn-O has advantage: adopt the oxidation based on Ba-Zn-Sn-OThing film channel layer, can strengthen the control energy that sull channel layer forms for carrierPower, improves on-off ratio, increases mobility, optimizes sub-threshold slope; Ensureing thin film transistor (TFT)Reliability and electrology characteristic basis on, the sull channel layer of thin film transistor (TFT) is hadMaterial range of choice widely; And by the doping of other elements, can to based onThe characteristic of the sull channel layer of Ba-Zn-Sn-O is modulated, and further improves film crystalline substanceThe reliability of body pipe; Be conducive to form at low temperatures amorphous film, be conducive to ensure deviceThe stability of the uniformity of preparation, the device that improvement is manufactured by low temperature process; Utilize simultaneouslyBa-ZTO can improve the light transmittance of some visible light wave ranges, and forming composite construction with ZTO canTo realize the high light transmittance of whole visible light wave range; The In replacing in traditional scheme with Sn canNot reduce under the prerequisite of device performance, saving resource, reduces costs.
Above embodiment is only for the present invention is described, and limitation of the present invention is not relevantThe those of ordinary skill of technical field, without departing from the spirit and scope of the present invention,Can also make a variety of changes and modification, therefore all technical schemes that are equal to also belong to the present inventionCategory, scope of patent protection of the present invention should be defined by the claims.

Claims (7)

1. contain a transistor for sull, described sull is Ba-Zn-Sn-O sull, and in oxide, the mol ratio of each element is Ba:Zn:Sn=0.4 ~ 0.6:1.8 ~ 2.2:2;
Described transistor is prepared and is obtained by following steps: prepare conductive film with metal or conductive oxide, adopt sol-gal process to prepare sull channel layer, prepare gate insulator with vapour deposition or magnetron sputtering or Atomic layer deposition method, by etching make described conductive film part form gate electrode, part forms source area and drain region;
Wherein, adopt sol-gal process to prepare described sull channel layer, comprise step: selective chlorination barium, stannic chloride and zinc acetate compound are as presoma, in EGME, described presoma is mixed according to molar ratio, stir 15 minutes to 1 hour at temperature 30-60 DEG C, until form stable vitreosol system in solution, this colloidal sol is deposited in substrate by spin coating method, in air atmosphere, is positioned over heat treatment 10-30min at 110-140 DEG C.
2. transistor according to claim 1, it is characterized in that, in described sull, also doped with at least one in metallic element titanium, aluminium, magnesium, zirconium, hafnium, praseodymium, cerium, yttrium, lanthanum or neodymium, and the molar content of the metallic element adulterating is 10 ~ 99% of Ba molar content.
3. transistor according to claim 1, is characterized in that, described transistor is bottom gate alternating expression thin film transistor (TFT); Described bottom gate alternating expression thin film transistor (TFT) comprises: sull channel layer, substrate, gate electrode, gate insulator, source area and drain region; Described sull channel layer, gate electrode, gate insulator, source area and drain region are all arranged on substrate, and described sull channel layer and gate electrode are separated by gate insulator; Described source area and drain region are divided and are located at sull channel layer both sides, and do not contact with each other.
4. transistor according to claim 3, is characterized in that, from described substrate upwards, sets gradually gate electrode, gate insulator, sull channel layer; And gate insulator cover described gate electrode, with described substrate contact; Described source area and drain region are divided and are located at sull channel layer both sides, and do not contact with each other.
5. transistor according to claim 1, is characterized in that, from described substrate upwards, sets gradually sull channel layer, gate insulator, gate electrode; Described source area and drain region are divided and are located at sull channel layer both sides, and with described substrate contact.
6. transistor according to claim 1, is characterized in that, from described substrate upwards, sets gradually sull channel layer, gate insulator, gate electrode; The both sides that are located at sull channel layer top are divided in described source area and drain region, and with described substrate contact.
7. the arbitrary described transistorized method of preparation claim 1-6, comprise step: prepare conductive film with metal or conductive oxide, adopt sol-gal process to prepare described sull channel layer, prepare gate insulator with vapour deposition or magnetron sputtering or Atomic layer deposition method, by etching make described conductive film part form gate electrode, part forms source area and drain region;
Wherein, adopt sol-gal process to prepare described sull channel layer, comprise: selective chlorination barium, stannic chloride and zinc acetate compound are as presoma, in EGME, described presoma is mixed according to molar ratio, stir 15 minutes to 1 hour at temperature 30-60 DEG C, until form stable vitreosol system in solution, this colloidal sol is deposited in substrate by spin coating method, in air atmosphere, is positioned over heat treatment 10-30min at 110-140 DEG C.
CN201410031240.8A 2014-01-22 2014-01-22 A kind of sull, contain transistor of this film and preparation method thereof Active CN103762227B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410031240.8A CN103762227B (en) 2014-01-22 2014-01-22 A kind of sull, contain transistor of this film and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410031240.8A CN103762227B (en) 2014-01-22 2014-01-22 A kind of sull, contain transistor of this film and preparation method thereof

Publications (2)

Publication Number Publication Date
CN103762227A CN103762227A (en) 2014-04-30
CN103762227B true CN103762227B (en) 2016-05-04

Family

ID=50529437

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410031240.8A Active CN103762227B (en) 2014-01-22 2014-01-22 A kind of sull, contain transistor of this film and preparation method thereof

Country Status (1)

Country Link
CN (1) CN103762227B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11624109B2 (en) 2017-12-22 2023-04-11 Lg Chem, Ltd. Method for manufacturing transparent conductive film
CN108987465A (en) * 2018-06-26 2018-12-11 浙江大学 A kind of amorphous oxide semiconductor film and thin film transistor (TFT) containing II race element

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6200680B1 (en) * 1994-06-06 2001-03-13 Nippon Shokubai Co., Ltd. Fine zinc oxide particles, process for producing the same, and use thereof
CN102201367A (en) * 2010-03-24 2011-09-28 三星电子株式会社 Thin film transistor array panel and method of fabricating the same

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101447638B1 (en) * 2010-08-26 2014-10-07 연세대학교 산학협력단 A composition for oxide thin film, preparation method of the composition, methods for forming the oxide thin film using the composition, and an electrical device using the composition

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6200680B1 (en) * 1994-06-06 2001-03-13 Nippon Shokubai Co., Ltd. Fine zinc oxide particles, process for producing the same, and use thereof
CN102201367A (en) * 2010-03-24 2011-09-28 三星电子株式会社 Thin film transistor array panel and method of fabricating the same

Also Published As

Publication number Publication date
CN103762227A (en) 2014-04-30

Similar Documents

Publication Publication Date Title
JP5250322B2 (en) Metal oxide film, method for manufacturing the same, and semiconductor device
US8445903B2 (en) Thin film transistor having a crystalline semiconductor film including indium oxide which contains a hydrogen element and method for manufacturing same
Afouxenidis et al. ZnO-based thin film transistors employing aluminum titanate gate dielectrics deposited by spray pyrolysis at ambient air
JP5123768B2 (en) Metal oxide film, method for manufacturing the same, and semiconductor device
Xu et al. Solution-processed yttrium oxide dielectric for high-performance IZO thin-film transistors
CN104701328B (en) A kind of array base palte and its manufacture method, display device
Tan et al. The annealing effects on the properties of solution-processed alumina thin film and its application in TFTs
CN105118854B (en) Metal oxide semiconductor films, thin film transistor (TFT), preparation method and device
CN104241392A (en) Thin-film transistor, preparation method of thin-film transistor, display substrate and display device
CN104681622A (en) Amorphous zinc oxide-based thin film transistor and preparation method thereof
Lin et al. Room temperature fabricated transparent amorphous indium zinc oxide based thin film transistor using high-κ HfO2 as gate insulator
CN105633170A (en) Metal oxide thin film transistor and preparation method therefor, array substrate and display apparatus
CN103346089A (en) Self-aligned double-layer channel metallic oxide thin film transistor and manufacturing method thereof
CN103762227B (en) A kind of sull, contain transistor of this film and preparation method thereof
CN102646719B (en) Oxide film, thin-film transistor and preparation method of thin-film transistor
CN108987283A (en) A kind of gallium tin oxide semiconductor thin film transistor (TFT) and its preparation method and application
CN103400765B (en) The manufacture method of oxide thin film transistor
CN104078513B (en) A kind of amorphous oxide semiconductor film and its preparation method and application
US9917205B2 (en) Oxide semiconductor thin film, thin film transistor, manufacturing method and device
CN102683208A (en) Preparation method of yttrium aluminum oxygen composite oxide high K medium thin film transistor
Cho et al. Electrical and chemical stability engineering of solution-processed indium zinc oxide thin film transistors via a synergistic approach of annealing duration and self-combustion process
CN111129160A (en) Transparent thin film transistor device based on zirconium oxide and lanthanum oxide and preparation method thereof
CN102709312B (en) Oxide thin-film, thin-film transistor and preparation method thereof
CN104934482B (en) A kind of thin film transistor (TFT), array substrate and preparation method thereof, display device
Chung et al. Thin film transistor based on TiOx prepared by DC magnetron sputtering

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant