CN103700752A - Salient point bonding structure of vertical structure LED chip and process - Google Patents
Salient point bonding structure of vertical structure LED chip and process Download PDFInfo
- Publication number
- CN103700752A CN103700752A CN201310665416.0A CN201310665416A CN103700752A CN 103700752 A CN103700752 A CN 103700752A CN 201310665416 A CN201310665416 A CN 201310665416A CN 103700752 A CN103700752 A CN 103700752A
- Authority
- CN
- China
- Prior art keywords
- substrate
- bump
- bonding
- epitaxial wafer
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/116—Manufacturing methods by patterning a pre-deposited material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/116—Manufacturing methods by patterning a pre-deposited material
- H01L2224/1162—Manufacturing methods by patterning a pre-deposited material using masks
- H01L2224/11622—Photolithography
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Led Device Packages (AREA)
Abstract
本发明公开了一种垂直结构LED芯片的凸点键合结构及工艺，凸点键合结构包括外延片、衬底和凸点阵列结构；凸点阵列结构设置于外延片和衬底之间；所述外延片上设有一层金属镀层，所述凸点阵列结构一端与所述金属镀层键合，另一端连接所述衬底；或者，所述衬底上设有一层金属镀层，所述凸点阵列结构一端与所述金属镀层键合，另一端连接所述外延片；凸点阵列结构中填充有丙烯酸类或环氧类树脂。本发明中衬底与外延片键合后形成“占空比结构”键合层，填充键合层后形成稳定键合结构，从而降低外延层与衬底之间的应力。
The invention discloses a bump bonding structure and technology of a vertical LED chip. The bump bonding structure includes an epitaxial wafer, a substrate and a bump array structure; the bump array structure is arranged between the epitaxial wafer and the substrate; A layer of metal coating is provided on the epitaxial wafer, one end of the bump array structure is bonded to the metal coating, and the other end is connected to the substrate; or, a layer of metal coating is provided on the substrate, and the bumps One end of the array structure is bonded to the metal plating layer, and the other end is connected to the epitaxial wafer; the bump array structure is filled with acrylic or epoxy resin. In the present invention, the substrate and the epitaxial wafer are bonded to form a "duty ratio structure" bonding layer, and the bonding layer is filled to form a stable bonding structure, thereby reducing the stress between the epitaxial layer and the substrate.
Description
Technical field:
The present invention relates to the preparing technical field of light emitting semiconductor device, particularly a kind of chip bonding process.
Background technology:
Current, GaN base LED has two kinds of basic structures: horizontal structure and vertical stratification.In recent years, vertical structure LED has become the emphasis of research and development.LED compares with horizontal structure, vertical structure LED passes through translate substrate, GaN base epitaxial loayer is transferred to conduction and the good backing material of heat conductivility from Sapphire Substrate, P, N electrode are distributed up and down, electric current vertically injects, thereby solve in horizontal structure GaN base LED because electrode plane distributes, electric current side direction inject cause as poor heat radiation, the unequal shortcoming of CURRENT DISTRIBUTION.
Wherein, chip bonding process is one of critical process of making light emitting diode (LED) chip with vertical structure, and the alloys such as current main employing AuSn, Au are by epitaxial wafer and substrate Direct Bonding.Because thermal coefficient of expansion between the alloys such as AuSn, Au, epitaxial wafer and substrate is different, after bonding, between epitaxial loayer and substrate, produce larger stress, bring impact to the techniques such as follow-up laser lift-off.
Summary of the invention:
The object of the present invention is to provide a kind of bump bonding structure &processes of light emitting diode (LED) chip with vertical structure, to reduce the stress between epitaxial loayer and substrate after bonding.
To achieve these goals, the present invention adopts following technical scheme:
A bump bonding structure for light emitting diode (LED) chip with vertical structure, comprises epitaxial wafer, substrate and bump array structure; Bump array structure is arranged between epitaxial wafer and substrate; Described epitaxial wafer is provided with layer of metal coating, described bump array structure one end and described coat of metal bonding, and the other end connects described substrate; Or described substrate is provided with layer of metal coating, described bump array structure one end and described coat of metal bonding, the other end connects described epitaxial wafer.
The present invention further improves and is: bump structure be pyramid, prism, round platform or cylindrical one or more, the height of salient point is at 1 micron to 120 microns, the duty ratio of salient point is 1:0.03 to 1:30.Duty ratio is at sustained height place, the ratio of spacing between the width of salient point and adjacent two salient points.
The present invention further improves and is: the height of salient point is 1.2 microns to 80 microns, and the duty ratio of salient point is 1:0.3 to 1:3.
The present invention further improves and is: in bump array structure, be filled with acrylic compounds or epoxylite.
The present invention further improves and is: the material of bump array structure bumps is one or more of gold, silver, aluminium, indium, tin, nickel, chromium, titanium, platinum and alloy thereof.
The present invention further improves and is: the described coat of metal is Gold plated Layer or silver coating.
A preparation technology for the bump bonding structure of light emitting diode (LED) chip with vertical structure, described epitaxial wafer is provided with layer of metal coating, described bump array structure one end and described coat of metal bonding, the other end connects described substrate; Comprise the following steps:
1), on substrate, prepare complex metal layer (102); Described substrate is metal substrate or silicon substrate;
2), on complex metal layer surface, make to do with photoresist periodically photoengraving pattern;
3), corrosion complex metal layer, expose substrate;
4), remove after photoengraving pattern, on substrate, form bump array structure;
5), the coat of metal bonding on bump array structure and epitaxial wafer; .
The present invention further improves and is: further comprising the steps of: gap-fill acrylic compounds or the epoxylite of the bump array structure 6), after bonding.
A preparation technology for the bump bonding structure of light emitting diode (LED) chip with vertical structure, described substrate is provided with layer of metal coating, described bump array structure one end and described coat of metal bonding, the other end connects described epitaxial wafer; Comprise the following steps:
1), on epitaxial wafer fabrication cycle photoengraving pattern, periodically photoengraving pattern is around the pyramid, prism, round platform or the cylindrical space that form some arrays; Described substrate is metal substrate or silicon substrate;
2), at epitaxial wafer and photoengraving pattern surface, prepare complex metal layer;
3), adopt and remove photoresist after solution removal photoengraving pattern, the salient point array that formation complex metal layer forms;
4), the Gold plated Layer bonding on bump array structure and substrate.
The present invention further improves and is: further comprising the steps of: in the salient point gap 5), after bonding, to fill acrylic compounds or epoxylite.
The present invention prepares salient point array on epitaxial wafer or substrate; Chip and substrate bonding, form " duty ratio structure " bonded layer; Fill bonded layer, form rock-steady structure.
The present invention further improves and is: described salient point adopts round platform or column structure; The material of salient point is one or more of gold, silver, indium, its alloy of tin; Preferably 1.2 microns to 80 microns of the height of salient point; The duty ratio of salient point, between 1:0.3 to 1:3.
With respect to prior art, beneficial effect of the present invention is as follows: after substrate and wafer bonding, form " duty ratio structure " bonded layer, after filling bonded layer, form and stablize bonding structure, thereby reduce the stress between epitaxial loayer and substrate.
Accompanying drawing explanation
Fig. 1 a to Fig. 1 d is the embodiment of the present invention 1 Solder bumping process schematic representation;
Fig. 1 e is the embodiment of the present invention 1 bonding technology schematic diagram;
Fig. 1 f is the embodiment of the present invention 1 fill process schematic diagram;
Fig. 2 a to Fig. 2 d is the embodiment of the present invention 2 Solder bumping process schematic representations;
Fig. 2 e is the embodiment of the present invention 2 bonding technology schematic diagrames;
Fig. 2 f is the embodiment of the present invention 2 fill process schematic diagrames;
Fig. 3 a to Fig. 3 d is the embodiment of the present invention 3 Solder bumping process schematic representations;
Fig. 3 e is the embodiment of the present invention 3 bonding technology schematic diagrames;
Fig. 3 f is the embodiment of the present invention 3 fill process schematic diagrames;
Fig. 4 a to Fig. 4 d is the embodiment of the present invention 4 Solder bumping process schematic representations;
Fig. 4 e is the embodiment of the present invention 4 bonding technology schematic diagrames;
Fig. 4 f is the embodiment of the present invention 4 fill process schematic diagrames.
Embodiment
Below in conjunction with accompanying drawing, the present invention is further described.
Embodiment 1
Fig. 1 a to 1f is the technical process of the bump bonding structure with 1 one kinds of light emitting diode (LED) chip with vertical structure of the embodiment of the present invention, and it specifically comprises the following steps:
1), in metal substrate 101, prepare complex metal layer 102, complex metal layer 102 is made by one or more of gold, silver, aluminium, indium, tin, nickel, chromium, titanium, platinum and alloy thereof, complex metal layer 102 can be one deck prepared by hybrid metal, or sandwich construction, such as 0.3 micron of titanium of evaporation and 5 micron chickens;
2), on complex metal layer 102 surfaces, make to do with photoresist periodically photoengraving pattern 103, as shown in Figure 1 b;
3), corrode compound bonded layer 102 metals, expose metal substrate 101, as shown in Fig. 1 c;
4), remove after photoengraving pattern 103, in metal substrate 101, form bump array structure, form bump bonding substrate 111, as Fig. 1 d; Bump structure be pyramid, prism, round platform or cylindrical one or more, the height of salient point is at 1 micron to 120 microns, the scope of the duty ratio of salient point is between 1:0.03 to 1:30; The height of preferred salient point is 1.2 microns to 80 microns, and the duty ratio of preferred salient point is between 1:0.3 to 1:3.Duty ratio is at sustained height place, the ratio of spacing between the width of salient point and adjacent two salient points.
5), the bump array structure of bump bonding substrate 111 and Gold plated Layer 104 bondings on epitaxial wafer 105, as Fig. 1 e;
6) the gap-fill epoxy resin 106 of the bump array structure, after bonding, forms stable bonding structure, as Fig. 1 f, completes bump bonding technique overall process.
Embodiment 2
Fig. 2 a to 2f is the technical process of the bump bonding structure with 2 one kinds of light emitting diode (LED) chip with vertical structure of the embodiment of the present invention, and it specifically comprises the following steps:
1), on silicon substrate 201 fabrication cycle photoengraving pattern 202, periodically photoengraving pattern 202 is around the round platform or the cylindrical space that form some arrays;
2), if Fig. 2 b(Fig. 2 b is schematic diagram, the height of complex metal layer 203 should lower than or maintain an equal level with photoengraving pattern 202), at silicon substrate 201 and photoengraving pattern 202 surfaces, prepare complex metal layer 203, complex metal layer 203 can be by one or more of gold, silver, aluminium, indium, tin, nickel, chromium, titanium, platinum and alloy thereof, such as electroplating 0.5 micron of nickel and 20 micron chickens ashbury metal structures;
3), as shown in Figure 2 c, adopt and remove photoresist after solution removal photoengraving pattern 202, form the salient point array that complex metal layer 203 forms; And then form bump bonding substrate 222, as shown in Figure 2 d; Bump structure be pyramid, prism, round platform or cylindrical one or more, the height of salient point is at 1 micron to 120 microns, the scope of the duty ratio of salient point is between 1:0.03 to 1:30; The height of preferred salient point is 1.2 microns to 80 microns, and the duty ratio of preferred salient point is between 1:0.3 to 1:3.
4), as Fig. 2 e, Gold plated Layer 204 bondings on the bump array structure of bump bonding substrate 222 and epitaxial wafer 205;
5) in the salient point gap, after bonding, fill acrylic resin 206, form and stablize bonding structure, Fig. 2 f, completes bump bonding technique overall process.
Embodiment 3
Fig. 3 a to 3f is the technical process of the bump bonding structure with 3 one kinds of light emitting diode (LED) chip with vertical structure of the embodiment of the present invention, and it specifically comprises the following steps:
1), on epitaxial wafer 301 fabrication cycle photoengraving pattern 302, periodically photoengraving pattern 202 is around the round platform or the cylindrical space that form some arrays;
2), if Fig. 3 b(Fig. 3 b is schematic diagram, the height of complex metal layer 303 should lower than or maintain an equal level with photoengraving pattern 302), at epitaxial wafer 301 and photoengraving pattern 302 surfaces, prepare complex metal layer 303, complex metal layer 303 can be by one or more of gold, silver, aluminium, indium, tin, nickel, chromium, titanium, platinum and alloy thereof, such as electroplating 0.5 micron of chromium and 10 microns of indium structures;
3), as shown in Figure 3 c, adopt and remove photoresist after solution removal photoengraving pattern 302, form salient point array; And then form bump bonding epitaxial wafer 333, as shown in Figure 3 d; Bump structure be pyramid, prism, round platform or cylindrical one or more, the height of salient point is at 1 micron to 120 microns, the scope of the duty ratio of salient point is between 1:0.03 to 1:30; The height of preferred salient point is 1.2 microns to 80 microns, and the duty ratio of preferred salient point is between 1:0.3 to 1:3.
4), as Fig. 3 e, Gold plated Layer 304 bondings of the bump array structure of bump bonding epitaxial wafer 333 and metal substrate 305;
5) in the salient point gap, after bonding, fill acrylic resin 306, form and stablize bonding structure, Fig. 3 f, completes bump bonding technique overall process.
Embodiment 4
Fig. 4 a to 4f is the technical process of the bump bonding structure with 4 one kinds of light emitting diode (LED) chip with vertical structure of the embodiment of the present invention, and it specifically comprises the following steps:
1), on epitaxial wafer 401, prepare complex metal layer 402, complex metal layer 402 can be by one or more of gold, silver, aluminium, indium, tin, nickel, chromium, titanium, platinum and alloy thereof, such as 2 microns of titaniums of evaporation and 5 microns of indiums;
2), on complex metal layer 402 surfaces, make to do with photoresist periodically photoengraving pattern 403, as shown in Figure 4 b;
3), corrode compound bonded layer 402 metals, expose epitaxial wafer 401, as shown in Fig. 4 c;
4), remove after photoresist 403, on epitaxial wafer 401, form bump array structure, epitaxial wafer 401 and bump array structure form bump bonding epitaxial wafer 444, as Fig. 4 d; Bump structure be pyramid, prism, round platform or cylindrical one or more, the height of salient point is at 1 micron to 120 microns, the scope of the duty ratio of salient point is between 1:0.03 to 1:30; The height of preferred salient point is 1.2 microns to 80 microns, and the duty ratio of preferred salient point is between 1:0.3 to 1:3.
5), the bump array structure of bump bonding epitaxial wafer 444 and silver coating 404 bondings of silicon substrate 405, as Fig. 4 e;
6) the gap-fill epoxy resin 406 of the bump array structure, after bonding, forms stable bonding structure, as Fig. 4 f, completes bump bonding technique overall process.
Claims (10)
1. a bump bonding structure for light emitting diode (LED) chip with vertical structure, is characterized in that, comprises epitaxial wafer, substrate and bump array structure; Bump array structure is arranged between epitaxial wafer and substrate;
Described epitaxial wafer is provided with layer of metal coating, described bump array structure one end and described coat of metal bonding, and the other end connects described substrate; Or described substrate is provided with layer of metal coating, described bump array structure one end and described coat of metal bonding, the other end connects described epitaxial wafer.
2. the bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure according to claim 1, it is characterized in that, bump structure be pyramid, prism, round platform or cylindrical one or more, the height of salient point is at 1 micron to 120 microns, the duty ratio of salient point is 1:0.03 to 1:30.
3. the bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure according to claim 2, is characterized in that, the height of salient point is 1.2 microns to 80 microns, and the duty ratio of salient point is 1:0.3 to 1:3.
4. the bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure according to claim 1, is characterized in that, is filled with acrylic compounds or epoxylite in bump array structure.
5. the bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure according to claim 1, is characterized in that, the material of bump array structure bumps is one or more of gold, silver, aluminium, indium, tin, nickel, chromium, titanium, platinum and alloy thereof.
6. the bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure according to claim 1, is characterized in that, the described coat of metal is Gold plated Layer or silver coating.
7. the preparation technology of the bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure described in any one in claim 1 to 6, it is characterized in that, described epitaxial wafer is provided with layer of metal coating, described bump array structure one end and described coat of metal bonding, and the other end connects described substrate; Comprise the following steps:
1), on substrate, prepare complex metal layer (102); Described substrate is metal substrate or silicon substrate;
2), on complex metal layer surface, make to do with photoresist periodically photoengraving pattern;
3), corrosion complex metal layer, expose substrate;
4), remove after photoengraving pattern, on substrate, form bump array structure;
5), the coat of metal bonding on bump array structure and epitaxial wafer.
8. preparation technology claimed in claim 7, is characterized in that, further comprising the steps of:
6), gap-fill acrylic compounds or the epoxylite of the bump array structure after bonding.
9. the preparation technology of the bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure described in any one in claim 1 to 6, it is characterized in that, described substrate is provided with layer of metal coating, described bump array structure one end and described coat of metal bonding, and the other end connects described epitaxial wafer; Comprise the following steps:
1), on epitaxial wafer fabrication cycle photoengraving pattern, periodically photoengraving pattern is around the pyramid, prism, round platform or the cylindrical space that form some arrays; Described substrate is metal substrate or silicon substrate;
2), at epitaxial wafer and photoengraving pattern surface, prepare complex metal layer;
3), adopt and remove photoresist after solution removal photoengraving pattern, the salient point array that formation complex metal layer forms;
4), the Gold plated Layer bonding on bump array structure and substrate.
10. preparation technology claimed in claim 9, is characterized in that, further comprising the steps of:
5), in the salient point gap after bonding, fill acrylic compounds or epoxylite.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310665416.0A CN103700752B (en) | 2013-12-10 | 2013-12-10 | The bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure and technique |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310665416.0A CN103700752B (en) | 2013-12-10 | 2013-12-10 | The bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure and technique |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103700752A true CN103700752A (en) | 2014-04-02 |
| CN103700752B CN103700752B (en) | 2016-12-07 |
Family
ID=50362220
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310665416.0A Active CN103700752B (en) | 2013-12-10 | 2013-12-10 | The bump bonding structure of a kind of light emitting diode (LED) chip with vertical structure and technique |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103700752B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107623059A (en) * | 2017-08-31 | 2018-01-23 | 西安交通大学 | A Composite Transfer Substrate Structure and Preparation Process for Lower Laser Lift-off Energy Threshold |
| CN111326949A (en) * | 2018-12-15 | 2020-06-23 | 深圳市中光工业技术研究院 | Laser chip manufacturing method and laser chip |
| CN111599704A (en) * | 2020-06-01 | 2020-08-28 | 深圳市美科泰科技有限公司 | Method for constructing salient points of integrated circuit |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050082556A1 (en) * | 2003-10-16 | 2005-04-21 | Ying-Che Sung | InGaN-based led |
| CN1731592A (en) * | 2005-08-26 | 2006-02-08 | 杭州士兰明芯科技有限公司 | Flip-chip bonded structure light-emitting diode and its manufacture method |
| CN101005107A (en) * | 2006-01-19 | 2007-07-25 | 杭州士兰明芯科技有限公司 | Flip-chip light emitting diode with metal convex spot array structure and its producing method |
| CN101241963A (en) * | 2007-12-12 | 2008-08-13 | 厦门三安电子有限公司 | Thin film LED chip device based on composite low-resistance buffer structure and manufacturing method thereof |
| CN102598236A (en) * | 2009-11-09 | 2012-07-18 | 索尼化学&信息部件株式会社 | Adhesive composition |
-
2013
- 2013-12-10 CN CN201310665416.0A patent/CN103700752B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050082556A1 (en) * | 2003-10-16 | 2005-04-21 | Ying-Che Sung | InGaN-based led |
| CN1731592A (en) * | 2005-08-26 | 2006-02-08 | 杭州士兰明芯科技有限公司 | Flip-chip bonded structure light-emitting diode and its manufacture method |
| CN101005107A (en) * | 2006-01-19 | 2007-07-25 | 杭州士兰明芯科技有限公司 | Flip-chip light emitting diode with metal convex spot array structure and its producing method |
| CN101241963A (en) * | 2007-12-12 | 2008-08-13 | 厦门三安电子有限公司 | Thin film LED chip device based on composite low-resistance buffer structure and manufacturing method thereof |
| CN102598236A (en) * | 2009-11-09 | 2012-07-18 | 索尼化学&信息部件株式会社 | Adhesive composition |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107623059A (en) * | 2017-08-31 | 2018-01-23 | 西安交通大学 | A Composite Transfer Substrate Structure and Preparation Process for Lower Laser Lift-off Energy Threshold |
| CN107623059B (en) * | 2017-08-31 | 2019-08-23 | 西安交通大学 | A kind of composite transferring substrat structure and preparation process reducing laser lift-off energy threshold |
| CN111326949A (en) * | 2018-12-15 | 2020-06-23 | 深圳市中光工业技术研究院 | Laser chip manufacturing method and laser chip |
| US12132294B2 (en) | 2018-12-15 | 2024-10-29 | Shenzhen Lighting Institute | Manufacturing method for laser chip and laser chip |
| CN111599704A (en) * | 2020-06-01 | 2020-08-28 | 深圳市美科泰科技有限公司 | Method for constructing salient points of integrated circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103700752B (en) | 2016-12-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7989948B2 (en) | Chip package structure and method of fabricating the same | |
| CN104300069B (en) | High voltage led chip and preparation method thereof | |
| TWI255466B (en) | Polymer-matrix conductive film and method for fabricating the same | |
| CN106129237B (en) | A kind of LED die-bonding method and LED component | |
| CN103066195A (en) | Inverted light emitting diode using graphene as thermal conductive layer | |
| US8970053B2 (en) | Semiconductor package having light-emitting-diode solder-bonded on first and second conductive pads separated by at least 75 UM | |
| CN103928300B (en) | A kind of bonding method based on multi-scenarios method | |
| CN102623617A (en) | Chip on board (COB) aluminum substrate with high reflectivity and good heat dissipation performance and manufacturing process thereof | |
| CN102664227B (en) | Semiconductor light emitting diode device and forming method thereof | |
| CN103700752A (en) | Salient point bonding structure of vertical structure LED chip and process | |
| CN102709204B (en) | Bonding method for LED (Light-Emitting Diode) chip | |
| CN106252471B (en) | A multi-I/O flip-chip LED chip array bump packaging structure and packaging method thereof | |
| TW200527550A (en) | Bumping process for light emitting diode | |
| CN104638097B (en) | Manufacturing method of red-light LED (Light-Emitting Diode) flip chip | |
| JP2011228704A5 (en) | ||
| US20120153329A1 (en) | Wafer substrate bonding structure and light emitting device comprising the same | |
| US9554458B2 (en) | Mounting carrier and method of mounting a mounting carrier on a connecting carrier | |
| CN105244425B (en) | The manufacturing method of flip LED chips and its electrode | |
| CN103000779B (en) | Vertical light emitting diode with current blocking function and method for manufacturing vertical light emitting diode | |
| CN104409434A (en) | Package structure of semiconductor device | |
| CN116368615A (en) | Light-emitting device, light-emitting module and manufacturing method thereof | |
| CN104217969A (en) | Semiconductor device packaging method | |
| CN103915530A (en) | High-voltage flip-chip LED structure and manufacturing method thereof | |
| CN101626000B (en) | Metal array substrate, photoelectric element, light emitting element and manufacturing method thereof | |
| CN104377298A (en) | Flip-chip bonding electrode structure of surface-type semiconductor laser device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20240123 Address after: Room 1027, 1st Floor, JuGou Hongde Building, No. 20, West China Science and Technology Innovation Port, Fengxi New City, Xixian New District, Xi'an City, Shaanxi Province, China, 710061 Patentee after: Core Optics Technology (Shaanxi) Co.,Ltd. Country or region after: China Address before: Beilin District Xianning West Road 710049, Shaanxi city of Xi'an province No. 28 Patentee before: XI'AN JIAOTONG University Country or region before: China |