CN103515483A - Method for preparing crystalline silicon solar cell emitter junction - Google Patents

Method for preparing crystalline silicon solar cell emitter junction Download PDF

Info

Publication number
CN103515483A
CN103515483A CN201310409063.8A CN201310409063A CN103515483A CN 103515483 A CN103515483 A CN 103515483A CN 201310409063 A CN201310409063 A CN 201310409063A CN 103515483 A CN103515483 A CN 103515483A
Authority
CN
China
Prior art keywords
emitter junction
resilient coating
silicon solar
implantation
deposition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201310409063.8A
Other languages
Chinese (zh)
Inventor
王丽春
黄海冰
王建波
时宝
王继磊
吕俊
王艾华
赵建华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHINA SUNERGY (NANJING) Co Ltd
Original Assignee
CHINA SUNERGY (NANJING) Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHINA SUNERGY (NANJING) Co Ltd filed Critical CHINA SUNERGY (NANJING) Co Ltd
Priority to CN201310409063.8A priority Critical patent/CN103515483A/en
Publication of CN103515483A publication Critical patent/CN103515483A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Photovoltaic Devices (AREA)

Abstract

The invention discloses a method for preparing a crystalline silicon solar cell emitter junction. A buffering layer of a certain thickness is pre-deposited or pre-grown on the suede surface of a silicon wafer; doping ions are implanted into the silicon wafer; the silicon wafer where the doping ions are implanted is annealed in nitrogen atmosphere; the temperature of a furnace is kept constant, oxygen is filled into the furnace, a thermal oxidation layer is grown on the surface of the silicon wafer, and the emitter junction is passivated; the buffering layer is made of SiNx or SiOxNy or SiO2, and the thickness of the buffering layer is kept between 5nm and 20nm. The deposited buffering layer is formed according to low-temperature and low-damage film depositing growing methods like chemical vapor deposition methods, sputtering and thermal oxidation methods. Compared with a traditional ion implantation and annealing technology for preparing a crystalline silicon solar cell emitter junction, the method effectively remotes crystal lattice damages caused by ion implantation, reduces the channel effect, improves the quality of the thermally-oxidized and passivated emitter junction in the annealing process, effectively restrains junction leakage currents, obviously improves the open-circuit voltage Voc and the reverse current Irev2 of a battery and improves the performance of the battery.

Description

A kind of preparation method of crystal silicon solar energy battery emitter junction
Technical field:
The present invention relates to crystal silicon solar energy battery manufacture technology field, particularly a kind of preparation method of crystal silicon solar energy battery emitter junction.
Background technology:
P-n junction is the core of silicon solar cell, and the making quality of p-n junction will directly have influence on the conversion efficiency of solar cell.Traditional diffusion technique is coated in substrate surface by doped source, through High temperature diffusion or by carrying the gas of doped source, through chemical vapour deposition (CVD), forms p-n junction.This technique is complicated to equipment requirement, and the difficult accurately control of p-n junction and its uniformity of making are often undesirable, and diffused sheet resistance is inhomogeneous etc.; Diffusion technology stability and repeatability are not high, and production efficiency is lower.
Ion implantation technique has solved the problems referred to above: the atom after ionization is under the acceleration of highfield, and injection enters silicon chip top layer, forms doping.Doping depth determines by energy and the quality of implanting impurity ion, and doping content is determined by the number (dosage) of implanting impurity ion.The feature of Implantation is impurity dopant profiles good uniformity on same plane, can accurately control Impurity Distribution; The shallow junction that is easy to do, large area implanted dopant still can guarantee that evenly dopant species is extensive, and is easy to automation.
But ion implantation process is a nonequilibrium process, there are a series of collisions with target atom after injecting silicon chip in energetic ion, causes lattice damage, even likely makes crystal structure destroy completely and become unordered amorphous area.Although repair lattice damage by method for annealing, recover or part is recovered carrier mobility and minority carrier life time, be to avoid in annealing process significantly distributing again of impurity, harsher to annealing temperature and time requirement.
Summary of the invention:
The technical problem to be solved in the present invention is: in order to overcome above-mentioned defect, a kind of battery emitter junction and preparation method of crystal silicon solar are provided, remove the lattice damage that Implantation causes, reduce channeling effect, improve the quality of thermal oxidation passivation emitter junction in annealing process, effectively suppress leakage current in junction region, improve the performance of solar cell.
Technical scheme of the present invention is: the battery emitter junction of crystal silicon solar, P-N ties and is provided with one deck resilient coating, it between resilient coating and emitter junction, is one deck passivation layer, described resilient coating is SiNx, SiOxNy or SiO2 etc., buffer layer thickness is controlled in 5-20 nanometer range, and thermal oxidation passivation layer thickness is in 5-30 nanometer range.
The battery emitter junction of described crystal silicon solar is prepared based on following method.Crystalline silicon is monocrystalline or polysilicon.
The preparation method of battery emitter junction, first at silicon wafer suede pre-deposition or the certain thickness resilient coating of pregrown; Dopant implant ion; The silicon chip of dopant implant ion is annealed in nitrogen atmosphere; Keep temperature-resistant in stove, pass into oxygen, at silicon chip surface growth thermal oxide layer, passivation emitter junction.
Described resilient coating is SiNx, SiOxNy or SiO2 etc., and buffer layer thickness is controlled in 5-20 nanometer range.
The concrete grammar of the resilient coating of described deposition can be used chemical vapour deposition technique, sputter and thermal oxidation etc. to have the thin film deposition growing method of low temperature, low injury characteristic.
Described doping Implantation refers to the doping Implantation that contains the trivalents such as P, B or As or pentad is formed to P type or N-type silicon emitter junction or height knot.
The vertical direction angle that described doping ion beam injection direction departs from target sheet is 0 °~10 °, and energy, dosage and the dopant species of doping Implantation are determined according to actual conditions.
The described silicon chip by injection is annealed at nitrogen atmosphere, and because the doping ion injecting is at the diffusion coefficient of silicon and different at the segregation coefficient of resilient coating and silicon interface, desired annealing temperature and time determine according to actual conditions.
The described specific practice at silicon chip surface growth thermal oxide layer is: keep furnace annealing temperature-resistant, pass into oxygen, adjusting gas flow and thermal oxidation time, growth thickness is the thermal oxide layer of 5-30 nanometer.
The invention has the beneficial effects as follows: inject in conjunction with annealing process making crystal silicon solar energy battery emitter junction and compare with conventional ion, the present invention effectively removes the lattice damage that Implantation causes, reduce channeling effect, improve the quality of thermal oxidation passivation emitter junction in annealing process, effectively suppress leakage current in junction region, the open circuit voltage Voc of battery has larger gain, and reverse current Irev2 improves obviously, has significantly improved the electricity conversion (improving 1%) of battery.
Accompanying drawing explanation:
Fig. 1 is preparation technology's schematic flow sheet of a kind of crystal silicon solar energy battery emitter junction disclosed by the invention;
Embodiment:
Below in conjunction with the drawings and specific embodiments, the present invention will be further described.
Embodiment 1
Step 1: adopt DC pulse reactive magnetron sputtering method at the amorphous SiNxOy of silicon wafer suede pre-deposition 5-20nm film as Implantation resilient coating; The concrete steps of DC pulse reactive magnetron sputtering method deposition SiNxOy film are: select Si as sputtering target, sputter gas is Ar, and reacting gas is that N2 and O2.N2 and Ar flow-rate ratio are 10sccm:20sccm, and sputtering power is 200w, reaction pressure 0.6Pa, N2 and O2 flow-rate ratio are 2~5.
Step 2: adopt phosphine as ion source ionization material, focused ion beam is departed to 0 °~10 ° of target sheet vertical direction after magnetic analyzer purification, accelerated scan and inject on p-type silicon chips, phosphonium ion Implantation Energy is 5-30KeV, and implantation dosage is 5 * 10 14cm -2~10 16cm -2;
Step 3: adopt high annealing, the silicon chip after injecting is placed in to the nitrogen atmosphere 20-60min that anneals under 800 ℃ of-900 ℃ of furnace temperature, activate doping ion, advance phosphorus atoms to silicon chip diffusion inside, repair a small amount of remaining lattice damage simultaneously.
Step 4: keep temperature-resistant in stove, pass into oxygen, oxidization time 10-30min, in the oxide layer of silicon chip surface heat growth 5-30 nanometer, passivation emitter junction, completes p-n junction and makes.In described step 4, the growth of thermal oxide layer completes after step 3 high-temperature annealing process in same boiler tube.Step 2-4 adopts existing technique.
Embodiment 2
Step 1: adopt PECVD technology at the amorphous SiNx of silicon wafer suede pre-deposition 5-20nm film as Implantation resilient coating; The SiH4 flow of pecvd process deposition SiNx film is 600-700sccm, and NH3 flow is 1400-1500sccm, and operating pressure is 0.1-0.3mbar, technological temperature 300-500 ℃, discharge frequency 2450MHz, discharge power 2000-3500w, discharge time 15-30s.:
Step 2: adopt BF3/B2H6 as ion source ionization material, focused ion beam is departed to 0 °~10 ° of target sheet vertical direction after magnetic analyzer purification, accelerated scan and inject on N-type silicon chips, boron ion implantation energy is 10-30KeV, and implantation dosage is 5 * 10 14cm -2~10 16cm -2;
Step 3: adopt high annealing, the silicon chip after injecting is placed in to the nitrogen atmosphere 80-160min that anneals under 950 ℃ of-1100 ℃ of furnace temperature, activate doping ion, advance boron atom to silicon chip diffusion inside, repair a small amount of remaining lattice damage simultaneously.
Step 4: keep temperature-resistant in stove, pass into oxygen, oxidization time 5-30min, in silicon chip surface heat growth 5-30nm oxide layer, passivation emitter junction, completes p-n junction and makes.In described step 4, the growth of thermal oxide layer completes after step 3 high-temperature annealing process in same boiler tube.
Embodiment 3
Step 1: at the amorphous SiO2films of silicon wafer suede preheating oxidation growth 5-20 nanometer as Implantation resilient coating.
Step 2, the process conditions of step 3 and step 4(or employing prior art, conventional ion injects in conjunction with annealing process makes crystal silicon solar energy battery emitter junction) the same.
Embodiment 4
Step 1, step 2 and step 3 are the same.
Step 4: the technological parameter of surface of crystalline silicon passivation, can adopt the oxidization time of nitrogen flow, 6Lmin-1 oxygen flow and 25min of oxidizing temperature, the 10Lmin-1 of 780 ℃.After surface of crystalline silicon growth SiO2 passivating film (also can comprise dry oxygen, wet oxygen etc.), more than effective minority carrier life time of crystalline silicon improves 10 μ s, greatly reduced the recombination rate of crystal silicon cell, thereby improved battery performance.
Above-described embodiment does not limit the present invention in any form, and all employings are equal to replaces or technical scheme that the mode of equivalent transformation obtains, does not all exceed protection scope of the present invention.

Claims (10)

1. a preparation method for the battery emitter junction of crystal silicon solar, is characterized in that first at silicon wafer suede pre-deposition or the certain thickness resilient coating of pregrown; Dopant implant ion; The silicon chip of dopant implant ion is annealed in nitrogen atmosphere; Keep temperature-resistant in stove, pass into oxygen, at silicon chip surface growth thermal oxide layer, passivation emitter junction; Described resilient coating is SiNx, SiOxNy or SiO2, and buffer layer thickness is controlled in 5-20 nanometer range.
2. the preparation method of the battery emitter junction of crystal silicon solar according to claim 1, is characterized in that the resilient coating of described deposition is used chemical vapour deposition technique, sputter and thermal oxidation method etc. to have the thin film deposition growth of low temperature, low injury characteristic.
3. the preparation method of the battery emitter junction of crystal silicon solar according to claim 1, is characterized in that described doping Implantation refers to that the doping Implantation that contains P, B or As etc. three or pentad is formed to N-type or P type emitter junction or height to be tied; It is 0 °~10 ° that described doping Implantation departs from feature crystal orientation angle, and energy, dosage and the dopant species of doping Implantation are determined according to actual conditions.
4. the preparation method of the battery emitter junction of crystal silicon solar according to claim 1, the silicon chip by injection described in it is characterized in that is annealed at nitrogen atmosphere, because the doping ion injecting is at the diffusion coefficient of silicon and different at the segregation coefficient of resilient coating and silicon interface, desired annealing temperature and time determine according to actual conditions.
5. the preparation method of the battery emitter junction of crystal silicon solar according to claim 4, the segregation coefficient that it is characterized in that resilient coating and silicon interface is different, and desired annealing temperature and time determine according to actual conditions: the amorphous SiNxOy film of 5-20nm is as Implantation resilient coating; Adopt high annealing, the silicon chip after injecting is placed in to the nitrogen atmosphere 20-60min that anneals under 800 ℃ of-900 ℃ of furnace temperature;
The amorphous SiNx film of 5-20nm is as Implantation resilient coating; Adopt high annealing, the silicon chip after injecting is placed in to the nitrogen atmosphere 80-160min that anneals under 950 ℃ of-1100 ℃ of furnace temperature, activate doping ion.
6. the preparation method of the battery emitter junction of crystal silicon solar according to claim 1, it is characterized in that the described specific practice at silicon chip surface growth thermal oxide layer is: keep furnace annealing temperature-resistant, pass into oxygen, adjusting gas flow and thermal oxidation time, the thermal oxide layer that growth thickness is 5-30nm.
7. the preparation method of the battery emitter junction of crystal silicon solar according to claim 1, is characterized in that with DC pulse reactive magnetron sputtering method at the amorphous SiNxOy of silicon wafer suede pre-deposition 5-20nm film as Implantation resilient coating; The concrete steps of DC pulse reactive magnetron sputtering method deposition SiNxOy film are: select Si as sputtering target, sputter gas is Ar, and reacting gas is that N2 and O2.N2 and Ar flow-rate ratio are 10sccm:20sccm, and sputtering power is 200w, reaction pressure 0.6Pa, N2 and O2 flow-rate ratio are 2~5.
8. the preparation method of the battery emitter junction of crystal silicon solar according to claim 1, it is characterized in that adopting PECVD technology at the amorphous SiNx of silicon wafer suede pre-deposition 5-20nm film as Implantation resilient coating; The SiH4 flow of pecvd process deposition SiNx film is 600-700sccm, and NH3 flow is 1400-1500sccm, and operating pressure is 0.1-0.3mbar, technological temperature 300-500 ℃, discharge frequency 2450MHz, discharge power 2000-3500w, discharge time 15-30s;
Or at the amorphous SiO2films of silicon wafer suede preheating oxidation growth 5-20nm as Implantation resilient coating.Resilient coating is not limited to above SiNx, SiOxNy or SiO2.
9. according to the battery emitter junction of the crystal silicon solar described in claim 1-8, it is characterized in that P-N emitter junction is provided with one deck resilient coating, between resilient coating and emitter junction, be one deck passivation layer, described resilient coating is SiNx, SiOxNy or SiO2 etc., and buffer layer thickness is controlled within the scope of 5-20nm.
10. the battery emitter junction of crystal silicon solar according to claim 9, is characterized in that passivation layer is thermal oxidation SiO2, and its THICKNESS CONTROL is within the scope of 5-30nm.
CN201310409063.8A 2013-09-09 2013-09-09 Method for preparing crystalline silicon solar cell emitter junction Pending CN103515483A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310409063.8A CN103515483A (en) 2013-09-09 2013-09-09 Method for preparing crystalline silicon solar cell emitter junction

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310409063.8A CN103515483A (en) 2013-09-09 2013-09-09 Method for preparing crystalline silicon solar cell emitter junction

Publications (1)

Publication Number Publication Date
CN103515483A true CN103515483A (en) 2014-01-15

Family

ID=49897884

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310409063.8A Pending CN103515483A (en) 2013-09-09 2013-09-09 Method for preparing crystalline silicon solar cell emitter junction

Country Status (1)

Country Link
CN (1) CN103515483A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105244412A (en) * 2015-09-07 2016-01-13 中国东方电气集团有限公司 Passivation method for N-type crystalline silicon cell boron emitter
CN106299019A (en) * 2016-08-05 2017-01-04 山西潞安太阳能科技有限责任公司 A kind of polysilicon chip back side purifying process
CN107768456A (en) * 2017-09-30 2018-03-06 无锡厚发自动化设备有限公司 A kind of etching method for reducing silicon chip reflectivity
CN108550656A (en) * 2018-05-17 2018-09-18 苏州晶洲装备科技有限公司 A kind of electrical pumping equilibrium annealing device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101533871A (en) * 2009-04-01 2009-09-16 常州天合光能有限公司 Selective diffusion technology for crystalline silicon solar cell
US20100105190A1 (en) * 2008-10-23 2010-04-29 Applied Materials, Inc. Semiconductor device manufacturing method, semiconductor device and semiconductor device manufacturing installation
CN102222726A (en) * 2011-05-13 2011-10-19 晶澳(扬州)太阳能科技有限公司 Technology for manufacturing interlaced back contact (IBC) crystalline silicon solar battery with ion implantation
US20120122273A1 (en) * 2010-11-17 2012-05-17 Moon Chun Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication
CN102769069A (en) * 2012-07-16 2012-11-07 苏州阿特斯阳光电力科技有限公司 Boron diffusion method of crystalline silicon solar cell
CN103238220A (en) * 2010-06-03 2013-08-07 桑艾维公司 Ion implanted selective emitter solar cells with in situ surface passivation

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100105190A1 (en) * 2008-10-23 2010-04-29 Applied Materials, Inc. Semiconductor device manufacturing method, semiconductor device and semiconductor device manufacturing installation
CN101533871A (en) * 2009-04-01 2009-09-16 常州天合光能有限公司 Selective diffusion technology for crystalline silicon solar cell
CN103238220A (en) * 2010-06-03 2013-08-07 桑艾维公司 Ion implanted selective emitter solar cells with in situ surface passivation
US20120122273A1 (en) * 2010-11-17 2012-05-17 Moon Chun Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication
CN102222726A (en) * 2011-05-13 2011-10-19 晶澳(扬州)太阳能科技有限公司 Technology for manufacturing interlaced back contact (IBC) crystalline silicon solar battery with ion implantation
CN102769069A (en) * 2012-07-16 2012-11-07 苏州阿特斯阳光电力科技有限公司 Boron diffusion method of crystalline silicon solar cell

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
林明祥: "《集成电路制造工艺》", 30 September 2005, article "集成电路制备工艺", pages: 67-69 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105244412A (en) * 2015-09-07 2016-01-13 中国东方电气集团有限公司 Passivation method for N-type crystalline silicon cell boron emitter
CN105244412B (en) * 2015-09-07 2017-05-31 中国东方电气集团有限公司 A kind of passivating method of N-type crystal silicon battery boron emitter stage
CN106299019A (en) * 2016-08-05 2017-01-04 山西潞安太阳能科技有限责任公司 A kind of polysilicon chip back side purifying process
CN107768456A (en) * 2017-09-30 2018-03-06 无锡厚发自动化设备有限公司 A kind of etching method for reducing silicon chip reflectivity
CN108550656A (en) * 2018-05-17 2018-09-18 苏州晶洲装备科技有限公司 A kind of electrical pumping equilibrium annealing device
CN108550656B (en) * 2018-05-17 2023-11-21 苏州晶洲装备科技有限公司 Electric injection equilibrium annealing device

Similar Documents

Publication Publication Date Title
Yan et al. Polysilicon passivated junctions: The next technology for silicon solar cells?
AU2013363640B2 (en) Solar cell with silicon oxynitride dielectric layer
CN101937940B (en) Technology for manufacturing selective emitter junction solar cell by printed phosphorous source one-step diffusion method
US8124502B2 (en) Semiconductor device manufacturing method, semiconductor device and semiconductor device manufacturing installation
CN105789047A (en) Preparation method of enhanced AlGaN/GaN high-electron mobility transistor
Tao et al. 730 mV implied Voc enabled by tunnel oxide passivated contact with PECVD grown and crystallized n+ polycrystalline Si
CN103515483A (en) Method for preparing crystalline silicon solar cell emitter junction
US20200098945A1 (en) Process for producing a photovoltaic solar cell having a heterojunction and a diffused-in emitter region
KR20110086833A (en) Semiconductor device manufacturing method, semiconductor device and semiconductor device manufacturing installation
CN104882366A (en) Heterogeneous pn junction prototype device of n-type nano-diamond thin film/p-type monocrystalline silicon and method of preparation
CN104538300A (en) Technological method for adjusting barrier height of Schottky diode by doping silicon dioxide film
CN109309145B (en) Preparation method of P +/P/N antimony selenide thin-film battery
CN102820323A (en) Nanometer silicon carbide/crystal silicon carbide double graded junction fast recovery diode and preparation method thereof
WO2012040917A1 (en) Shallow junction solar battery and manufacturing method thereof
Lanterne et al. Annealing, passivation and contacting of ion implanted phosphorus emitter solar cells
CN106229351B (en) A kind of back contacts crystal silicon solar energy battery and preparation method and component, system
CN101937941A (en) Method for manufacturing crystalline silicon solar cell selective emitter junction
CN102800739A (en) Manufacturing method of selective emitter monocrystalline silicon solar cell
CN202120962U (en) Selective emitter single-crystalline silicon solar cell
Janssens et al. Advanced phosphorous emitters for high efficiency Si solar cells
Young et al. Ion implanted passivated contacts for interdigitated back contacted solar cells
CN113299644A (en) Trench MOS device with Schottky diode structure and manufacturing method thereof
CN113223929A (en) Gallium oxide efficient doping method based on non-equilibrium laser plasma
US9985159B2 (en) Passivated contact formation using ion implantation
Hieslmair et al. Ion implantation for silicon solar cells

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20140115