CN103297064A - Display decoding circuit based on Lipschitz restricting competition counting code - Google Patents

Display decoding circuit based on Lipschitz restricting competition counting code Download PDF

Info

Publication number
CN103297064A
CN103297064A CN2013100283114A CN201310028311A CN103297064A CN 103297064 A CN103297064 A CN 103297064A CN 2013100283114 A CN2013100283114 A CN 2013100283114A CN 201310028311 A CN201310028311 A CN 201310028311A CN 103297064 A CN103297064 A CN 103297064A
Authority
CN
China
Prior art keywords
input
door
output
liang
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2013100283114A
Other languages
Chinese (zh)
Other versions
CN103297064B (en
Inventor
赵霞
胡姮菲
刘勇
王刚
董乾
许立峰
陆清茹
李冰
刘芳兵
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Southeast University
Original Assignee
Southeast University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Southeast University filed Critical Southeast University
Priority to CN201310028311.4A priority Critical patent/CN103297064B/en
Publication of CN103297064A publication Critical patent/CN103297064A/en
Application granted granted Critical
Publication of CN103297064B publication Critical patent/CN103297064B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Logic Circuits (AREA)

Abstract

The invention discloses a display decoding circuit based on a Lipschitz restricting competition counting code. The display decoding circuit based on the Lipschitz restricting competition counting code comprises a control circuit and a decoding circuit. The control circuit is provided with a code input end, a lamp test input end, a zero eliminating input end and a light-off input/zero eliminating output end. The lamp test input end is used for testing whether a driven digital display tube can work normally or not. The zero eliminating input end is used for eliminating unexpected zero. The light-off input end is used for extinguishing the digital display tube. The zero eliminating output end is used for displaying whether zero should be displayed is eliminated or not. According to the display decoding circuit based on the Lipschitz restricting competition counting code, the reliability of data can be improved and a light testing function, a zero eliminating function, a light extinguishing function and a zero eliminating indicating function can be achieved.

Description

Demonstration decoding circuit based on Li Shi restriction competition counting coding
Technical field
The invention belongs to the Digital Logical Circuits field, refer to a kind of demonstration decoding circuit based on Li Shi restriction competition counting coding especially.
Background technology
At present, known 16 scale codings are 8421 yards, this is one group of weight sign indicating number on the natural binary basis, 8421 yards is the nibble in the data, the basic data form of byte (Byte), word modern information technologies such as (Word) can be formed easily, counting, calculating, storage and the exchange of logical circuit can be advantageously used in.But 8421 yards is one group of 16 system cyclic code, when its adjacent interdigit of encoding is changed, and the chance that has the data more than two to change simultaneously.When being used in counting mode, some the time, saltus step all takes place in 8421 yards 4 bit binary data, it is influential to the reliability of data that multidigit changes the competition that brings simultaneously, increased the possibility that data are made mistakes.
Gray code of the prior art mainly is a kind of restriction competition coding, has retrained only to allow one between each code word at every turn and change, but, because Gray code is not a kind of weight sign indicating number, when being used for counting, very inconvenient, there is not regularity, namely lack characteristic sequence.If be used for counting, all corresponding register to be set to four sequences, so the circuit more complicated that realizes.
Four Li Shi restriction competition counting codings are used for addressing the above problem, a kind of restriction competition counting coding circuit of mode of reverse phase shift is provided, it can limit the data saltus step more than two when changing between two adjacent encoder groups, improve the reliability of data, and it has exclusive characteristic sequence and realizes that circuit is simple.
Yet four count codes of present this restriction competition also do not apply to and show that therefore, the inventor namely is based on this consideration in the decoding circuit, propose to show decoding circuit shown in this case.
Summary of the invention
Main purpose of the present invention is to provide a kind of demonstration decoding circuit based on Li Shi restriction competition counting coding
The present invention is for solving the problems of the technologies described above, the technical scheme that adopts is: the present invention has designed a kind of demonstration decoding circuit based on Li Shi restriction competition counting coding, comprise control circuit and decoding circuit, described decoding circuit comprises a-g totally 7 cross-talk decoding circuits, described control circuit has coding input, lamp test input, the reset terminal and turn off the light and import/go out zero-output terminal of going out, wherein:
Described coding input is used for 4 Li Shi restrictions of input competition counting coding, be converted to 4 after described 4 Li Shi restriction competition counting coding is handled through control circuit and add control Li Shi restriction competition counting coding, and transferring to decoding circuit, described decoding circuit output word shape code is also controlled the work of seven segment numerical display tube;
The output of described lamp test input connects control circuit, when lamp test input input low level, it is 1111 that 4 of control control circuit output add control Li Shi restriction competition counting coding perseverance, and the output word shape code is 8 behind decoding circuit, and the seven segment numerical display tube is all lighted;
The output of the described reset terminal that goes out connects control circuit, when 4 Li Shi restriction competition countings of control circuit input are encoded to 0000, reset terminal 4 by the output of input low level control control circuit of going out add control Li Shi restriction competition counting and are encoded to 0010, the output word shape code is empty behind decoding circuit, and the seven segment numerical display tube all extinguishes;
The described output of importing/go out zero-output terminal of turning off the light connects control circuit, when turning off the light the input low level, turn off the light and import/go out zero-output terminal and use as input, why no matter import 4 Li Shi restriction competition counting codings is worth, it is 0010 that 4 of control circuit output add control Li Shi restriction competition counting coding perseverance, the output word shape code is empty behind decoding circuit, and the seven segment numerical display tube all extinguishes;
When 4 Li Shi restrictions of control circuit input competition counting coding perseverances are 0000, described turning off the light imported/gone out zero-output terminal and use as output, and the output output low level of turning off the light is effective.
As a kind of optimizing structure of the present invention: described control circuit comprises 9 not gates, 4 two input nand gates, 4 two inputs and door, 1 four inputs and door and 1 three input nand gate;
The input of first to fourth not gate is successively as 4 of control circuit coding inputs, and output connects the first input end of first liang of input nand gate, first liang of input and door, second liang of input nand gate and the 3rd liang of input nand gate respectively, the second input short circuit of described first liang of input nand gate, first liang of input and door, second liang of input nand gate and the 3rd liang of input nand gate, and as the lamp test input of control circuit;
Described first liang of input nand gate, first liang of input and the output of door, second liang of input nand gate and the 3rd liang of input nand gate are connected the first input end of second liang of input and door, the 4th liang of input nand gate, the 3rd liang of input and door, the 4th liang of input and door respectively, and the second input short circuit of second liang of input and door, the 4th liang of input nand gate, the 3rd liang of input and door, the 4th liang of input and door, and import/go out zero-output terminal as turning off the light of control circuit;
Described second liang of input exported 4 successively with the output of door and added control Li Shi restriction competition counting coding with door, the 4th liang of input with door, the 4th liang of input nand gate, the 3rd liang of input, and described output is also exported 4 inversion signals that add control Li Shi restriction competition counting coding via the 6th to the 9th not gate respectively successively;
Described four import the output that is connected first to fourth not gate with the input of door respectively, and four inputs are connected the first input end of three input nand gates with the output of door, second input of described three input nand gates connects the lamp test input, the 3rd input connects the output of the 5th not gate, and the input of the 5th not gate is as the reset terminal that goes out of control circuit, and the output of described three input nand gates connects turning off the light of control circuit and imports/go out zero-output terminal.
As a kind of optimizing structure of the present invention: described a cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The one one to the 1 imports first to the 3rd input that is connected the one one three input or door with the output of door respectively, the one four to the 1 imports first to the 3rd input that is connected the one two three input or door with the output of door respectively, the one seven to the 1 the input with the door output be connected respectively the 1 the input or the door first to the 3rd input, the one one to the 1 the input or the door output connect respectively the 1 the input or first to the 3rd input;
The 1 the input with the door first input end be connected the 6th not gate output and the 1 the input with the door and the 1 the input and first input end;
The one one four input be connected with second input of door the output of the 7th not gate and the one two four input and door, first the May 4th input and door and the one six four input with second input;
The 1 the input with the door the 3rd input be connected the 8th not gate output and the 1 the input with the door and the 1 the input and the 3rd input;
The one one four input be connected with the four-input terminal of door the output of the 9th not gate and the one four four input and door, first the May 4th input and door and the one nine four input with four-input terminal;
The one two four input is connected with the first input end of door the output of second liang of input and door and the one three four input and door, the one four four input and door, first the May 4th input and door, the one six four input and door and the one seven four input and first input end;
The 1 the input with the door four-input terminal be connected the 4th liang of input with the door output and the 1 the input with the door, the 1 the input with the door, the 1 the input with the door and the 1 the input with four-input terminal;
The 1 the input with the door second input be connected the 4th liang of input nand gate output and the 1 the input with the door, the 1 the input with the door, the 1 the input with the door and the 1 the input with second input;
The one four four input be connected with the 3rd input of door the output of the 3rd liang of input and door and first the May 4th input and door, the one six four input and door, the one seven four input and door, the one eight four input and door and the one nine four input with the 3rd input.
As a kind of optimizing structure of the present invention: described b cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The 21 to the 234 imports first to the 3rd input that is connected the 213 input or door with the output of door respectively, the 24 to the 264 imports first to the 3rd input that is connected the 223 input or door with the output of door respectively, the 27 to the 294 the input with the door output be connected respectively the 233 the input or the door first to the 3rd input, the 21 to the 233 the input or the door output connect respectively the 243 the input or first to the 3rd input;
The 214 the input with the door first input end be connected the 6th not gate output and the 284 the input with the door and the 294 the input and first input end;
The 214 the input with the door second input be connected the 7th not gate output and the 224 the input with the door, the 234 the input with the door, the 264 the input with the door and the 294 the input with second input;
The 214 input be connected with the 3rd input of door the output of the 8th not gate and the 224 input and door, the 234 input and door, the 244 input and door and second the May 4th input with the 3rd input;
The 214 input be connected with the four-input terminal of door the output of the 9th not gate and the 224 input and door, second the May 4th input and door, the 294 input with four-input terminal;
The 224 input is connected with the first input end of door the output of second liang of input and door and the 234 input and door, the 244 input and door, second the May 4th input and door, the 264 input and door and the 274 input and first input end;
The 234 the input with the door four-input terminal be connected the 4th liang of input with the door output and the 244 the input with the door, the 264 the input with the door, the 274 the input with the door and the 284 the input with four-input terminal;
The 244 input be connected with second input of door the output of the 4th liang of input nand gate and the input of second the May 4th and door, the 274 input and door and the 284 input with second input;
The 264 the input with the door the 3rd input be connected the 3rd liang of input with the door output and the 274 the input with the door, the 284 the input with the door and the 294 the input with the 3rd input.
As a kind of optimizing structure of the present invention: described c cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The 31 to the 334 imports first to the 3rd input that is connected the 313 input or door with the output of door respectively, the 34 to the 364 imports first to the 3rd input that is connected the 323 input or door with the output of door respectively, pseudo-ginseng to the three nine-day periods after the winter solstices four input and the output of door are connected first to the 3rd input of the 333 input or door respectively, the output of the 31 to the 333 input or door connect respectively the 343 input or first to the 3rd input;
The 314 input is connected the output of the 6th not gate and the first input end of three nine-day periods after the winter solstices four input and door with the first input end of door;
The 314 input be connected with second input of door the output of the 7th not gate and the 324 input and door, the 364 input and door and pseudo-ginseng four input with second input;
The 314 the input with the door the 3rd input be connected the 8th not gate output and the 324 the input with the door, the 334 the input with the door and the 344 the input with the 3rd input;
The 314 input be connected with the four-input terminal of door the output of the 9th not gate and the 324 input and door, the 344 input and door and the 3rd the May 4th input and door and the 364 input with four-input terminal;
The 324 input is connected with the first input end of door the output of second liang of input and door and the 334 input and door, the 344 input and door, the 3rd the May 4th input and door, the 364 input and door, pseudo-ginseng four inputs and door and the 384 input and first input end;
The 334 input be connected with second input of door the output of the 4th liang of input nand gate and the 344 input and door, the 3rd the May 4th input and door, the 384 input and door and three nine-day periods after the winter solstices four input with second input;
The 334 input be connected with the four-input terminal of door the output of the 4th liang of input and door and pseudo-ginseng four input and door, the 384 input and door and three nine-day periods after the winter solstices four input with four-input terminal;
The 3rd the May 4th input be connected with the 3rd input of door the output of the 3rd liang of input and door and the 364 input and door, pseudo-ginseng four inputs and door, the 384 input and door and three nine-day periods after the winter solstices four input with the 3rd input.
As a kind of optimizing structure of the present invention: described d cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The 41 to the 434 imports first to the 3rd input that is connected the 413 input or door with the output of door respectively, the 44 to the 464 imports first to the 3rd input that is connected the 423 input or door with the output of door respectively, the 47 to the 494 the input with the door output be connected respectively the 433 the input or the door first to the 3rd input, the 41 to the 433 the input or the door output connect respectively the 443 the input or first to the 3rd input;
The 414 the input with the door first input end be connected the 6th not gate output and the 474 the input with the door, the 484 the input with the door and the 494 the input with first input end;
The 414 input be connected with second input of door the output of the 7th not gate and the 424 input and door, the 4th the May 4th input and door, the 484 input and door and the 494 input with second input;
The 414 the input with the door the 3rd input be connected the 8th not gate output and the 424 the input with the door, the 434 the input with the door, the 494 the input with the 3rd input;
The 414 input be connected with the four-input terminal of door the output of the 9th not gate and the 444 input and door, the 4th the May 4th input and door and the 484 input with four-input terminal;
The 424 input is connected with the first input end of door the output of second liang of input and door and the 434 input and door, the 444 input and door, the 4th the May 4th input and door and the 464 input and first input end;
The 424 the input with the door four-input terminal be connected the 4th liang of input with the door output and the 434 the input with the door, the 464 the input with the door, the 474 the input with the door and the 494 the input with four-input terminal;
The 434 the input with the door second input be connected the 4th liang of input nand gate output and the 444 the input with the door, the 464 the input with the door and the 474 the input with second input;
The 444 input be connected with the 3rd input of door the output of the 3rd liang of input and door and the 4th the May 4th input and door, the 464 input and door, the 474 input and door and the 484 input with the 3rd input.
As a kind of optimizing structure of the present invention: described e cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
Import first to the 3rd input that is connected input on May Day three or door with the output of door respectively May Day to the 534, the May 4th to the 564 is imported first to the 3rd input that is connected the 523 input or door with the output of door respectively, the 57 to the 594 input and the output of door are connected first to the 3rd input of the 533 input or door respectively, the output of input on May Day to the 533 or door connect respectively the five-four-three input or first to the 3rd input;
Input on May Day four be connected with the first input end of door the output of the 6th not gate and the input of the 5th the May 4th and door, the 564 input and door, the 574 input and door, the 584 input and door and the 594 input with first input end;
Input on May Day four be connected with second input of door the output of the 7th not gate and the 524 input and door, the 534 input and door, the 564 input and door, the 574 input and door and the 584 input with second input;
Input on May Day four be connected with the 3rd input of door the output of the 8th not gate and the 524 input and door, the 584 input and door and the 594 input with the 3rd input;
Input on May Day four be connected with the four-input terminal of door the output of the 9th not gate and the 534 input and door, the input of the 5th the May 4th and door and the 564 input with four-input terminal;
The 524 input is connected with the first input end of door the output of second liang of input and door and the 534 input and door, the May 4th four input and first input end;
The 524 input be connected with the four-input terminal of door the output of the 4th liang of input and door and the May 4th four input and door, the 574 input and door, the 584 input and door and the 594 input with four-input terminal;
The 534 input be connected with the 3rd input of door the output of the 3rd liang of input and door and the May 4th four input and door, the input of the 5th the May 4th and door, the 564 input and door and the 574 input with the 3rd input;
The May 4th four input be connected with second input of door the output of the 4th liang of input nand gate and the input of the 5th the May 4th and door and the 594 input and second input.
As a kind of optimizing structure of the present invention: described f cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The 61 to the 634 imports first to the 3rd input that is connected the 613 input or door with the output of door respectively, the 64 to the 664 imports first to the 3rd input that is connected the 623 input or door with the output of door respectively, the 67 to the 694 the input with the door output be connected respectively the 633 the input or the door first to the 3rd input, the 61 to the 633 the input or the door output connect respectively the 643 the input or first to the 3rd input;
The 614 the input with the door first input end be connected the 6th not gate output and the 664 the input with the door, the 674 the input with the door, the 684 the input with the door and the 694 the input with first input end;
The 614 the input with the door second input be connected the 7th not gate output and the 644 the input with the door and the 684 the input and second input;
The 614 the input with the door the 3rd input be connected the 8th not gate output and the 624 the input with the door, the 684 the input with the door and the 694 the input with the 3rd input;
The 614 the input with the door four-input terminal be connected the 9th not gate output and the 624 the input with the door, the 634 the input with the door, the 644 the input with the door and the 674 the input with four-input terminal;
The 624 input is connected with the first input end of door the output of second liang of input and door and the 634 input and door, the 644 input and door and the 6th the May 4th input and first input end;
The 624 input be connected with second input of door the output of the 4th liang of input nand gate and the 634 input and door, the 6th the May 4th input and door, the 674 input and door and the 694 input with second input;
The 634 input be connected with the 3rd input of door the output of the 3rd liang of input and door and the 644 input and door, the 6th the May 4th input and door, the 664 input and door and the 674 input with the 3rd input;
The 6th the May 4th input be connected with the four-input terminal of door the output of the 4th liang of input and door and the 664 input and door, the 684 input and door and the 694 input with four-input terminal.
As a kind of optimizing structure of the present invention: described g cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
Import first to the 3rd input that is connected the input July 1st three or door with the output of door respectively the July 1st to the 734, the 74 to the 764 imports first to the 3rd input that is connected the 723 input or door with the output of door respectively, the 77 to the 794 input and the output of door are connected first to the 3rd input of the 733 input or door respectively, the output of input July 1st to the 733 or door connect respectively the 743 input or first to the 3rd input;
Input July 1st four is connected with the first input end of door the output of second liang of input and door and the 724 input and door, the 734 input and door, the 744 input and door, the Seventh Five-Year Plan four inputs and door and the 764 input and first input end;
Input July 1st four be connected with second input of door the output of the 7th not gate and the Seventh Five-Year Plan four inputs and door and the 784 input and second input;
Input July 1st four be connected with the 3rd input of door the output of the 8th not gate and the 724 input and door, the 734 input and door and the 794 input with the 3rd input;
Input July 1st four be connected with the four-input terminal of door the output of the 4th liang of input and door and the 724 input and door, the 764 input and door, the 774 input and door, the 784 input and door and the 794 input with four-input terminal;
The 724 the input with the door second input be connected the 4th liang of input nand gate output and the 734 the input with the door, the 744 the input with the door, the 764 the input with the door, the 774 the input with the door and the 794 the input with second input;
The 734 input be connected with the four-input terminal of door the output of the 9th not gate and the 744 input and door and the Seventh Five-Year Plan four input and four-input terminal;
The 744 input be connected with the 3rd input of door the output of the 3rd liang of input and door and the Seventh Five-Year Plan four input and door, the 764 input and door, the 774 input and door and the 784 input with the 3rd input;
The 774 the input with the door first input end be connected the 6th not gate output and the 784 the input with the door and the 794 the input and first input end.
The present invention compared with prior art has following advantage:
The present invention provides the demonstration decoding circuit for the Li Shi restriction competition counting coding of the reliability of raising data, the ten's digit of this code word correspondence of observation that can direct convenience in application in the future, and can realize the lamp test function, the zero power energy that goes out, the function of turning off the light and zero deixis of going out.
Description of drawings
Fig. 1 is the designed The general frame that the demonstration decoding circuit of counting coding is competed in restriction based on Li Shi of the present invention;
Fig. 2 is the schematic diagram of control circuit part of the present invention;
Fig. 3 is decoding circuit part a section decoding scheme of the present invention;
Fig. 4 is decoding circuit part b section decoding scheme of the present invention;
Fig. 5 is decoding circuit part c section decoding scheme of the present invention;
Fig. 6 is decoding circuit part d section decoding scheme of the present invention;
Fig. 7 is decoding circuit part e section decoding scheme of the present invention;
Fig. 8 is decoding circuit part f section decoding scheme of the present invention;
Fig. 9 is decoding circuit part g section decoding scheme of the present invention.
Embodiment
The code word that input of the present invention is adopted is 4 Li Shi restriction competition counting codings.As shown in table 1 be 4 Li Shi restriction competition counting coding with 8421 yards that use always and 16 system numbers between corresponding relation;
Table 1
16 system numbers 8421 yards Restriction competition counting coding
? B3B2B1B0 B3B2B1B0
0 0000 0000
1 0001 0001
2 0010 1001
3 0011 1011
4 0100 0011
5 0101 0111
6 0110 0101
7 0111 1101
8 1000 1111
9 1001 1110
A 1010 0110
B 1011 0100
C 1100 1100
D 1101 1000
E 1110 1010
F 1111 0010
As shown in Figure 1, the present invention has designed a kind of demonstration decoding circuit based on Li Shi restriction competition counting coding, it is characterized in that: comprise control circuit and decoding circuit, described decoding circuit comprises a-g totally 7 cross-talk decoding circuits, described control circuit has coding input, lamp test input, the reset terminal and turn off the light and import/go out zero-output terminal of going out, wherein:
As shown in table 2, between 4 Li Shi restrictions of input of the present invention competition counting coding and the digital display tube a-g7 section graphemic code of output the true value corresponding relation is arranged, wherein, import 4 Li Shi restriction competition counting codings corresponding digital 0-16 successively, represent with A3, A2, A1, A0 respectively for four from high to low; Export the font (charactron shows it is that high level is effective) of the corresponding digital display tube of digital display tube graphemic code here, preceding 10 fonts are digital 0-9,6 fonts in back are exported digital display tube a-g7 section graphemic code and are represented with Ya, Yb, Yc, Yd, Ye, Yf and Yg respectively for the pseudo-code of regulation.
Table 2
As shown in Figure 2, described control circuit comprises first to the 9th not gate I1-I9, first to fourth liang of input nand gate AN1-AN4, first to fourth liang of input is imported and a door F1 with door A1-A4, the or four, the one or three input nand gate T1, wherein:
First to fourth input port A0-A3 of Li Shi restriction competition coding connects the input of first to fourth not gate I1-I4 respectively; The output of first to fourth not gate I1-I4 connects the first NAND gate AN1, first and the first input end of door A1, the second NAND gate AN2, the 3rd NAND gate AN3 respectively, connects first to fourth input of the one or four input and door F1 simultaneously respectively; The first NAND gate AN1, first with the output of door an A1, the second NAND gate AN2, the 3rd NAND gate AN3 be connected respectively second with door A2, the 4th a NAND gate AN4, the 3rd with a door A3, the 4th with the first input end of door A4; Second is connected the input of six to nine not gate I6-I9 with a door A3, the 4th with the output of door A4 with door A2, the 4th a NAND gate AN4, the 3rd, and second exports respectively to add with door A4 with a door A3, the 4th with door A2, the 4th a NAND gate AN4, the 3rd and control first to fourth port A4-A7 that Li Shi encodes; The the 6th to nine not gate I6-I9 exports the anti-phase of first to fourth port of adding control Li Shi coding respectively
Figure BDA00002773370900144
As if not considering first to fourth influence (second input is high level) with second input of door A1-A4 and first to fourth NAND gate AN1-AN4, then import 4 Li Shi restriction competition counting coding A0-A3 and add control Li Shi restriction competition counting coding A4-A7 through 4 of the outputs of the anti-phase controlled circuit of two-stage, the encode level of A0-A3 of 4 Li Shi restrictions of its level and input competition counting is identical.
The lamp test input
Figure BDA00002773370900145
Connect the first NAND gate AN1, first and second input of door A1, the second NAND gate AN2, the 3rd NAND gate AN3, connect second input of the one or three input nand gate T1 simultaneously respectively; The output of the one or three input nand gate T1 connect second with door A2, the 4th a NAND gate AN4, the 3rd with a door A3, the 4th with second input of door A4.The lamp test input can check whether charactron can operate as normal.When the lamp test input
Figure BDA00002773370900146
Signal when input, first liang of input nand gate AN1, first liang of input are respectively 1,0,1,1 with door A1, second liang of input nand gate AN2, the 3rd liang of input nand gate AN3 output, the one or three input nand gate T1 is output as 1, then second liang of input and a door A2, the 4th liang of input nand gate AN4, the 3rd liang of input and a door A3, the 4th liang of input are respectively 1,1,1,1 with the output of door A4,4 of corresponding outputs add control Li Shi restriction competition counting coding A4A5A6A7=1111, for the decoding circuit of back, identical during with input A3=A2=A1=A0=1.As shown in Table 2, during input A3=A2=A1=A0=1, output Ya-Yg all is high level.Therefore, should light simultaneously for seven sections of digital display tube, can check that can this each section of number display tube normally luminous, realize the lamp test function.
Reset terminal goes out
Figure BDA00002773370900141
The 3rd input that connects the one or three input nand gate T1; The one or four input is connected the first input end of the one or three input nand gate T1 with the output of door F1; The output of the one or three input nand gate T1 connect second with door A2, the 4th a NAND gate AN4, the 3rd with a door A3, the 4th with second input of door A4 and turn off the light and import/go out zero-output terminal
Figure BDA00002773370900142
Reset terminal goes out
Figure BDA00002773370900143
Can be with zero the extinguishing of not wishing to show.Behind 0 or the decimal point before the zero the highest nonzero digit when referring to that multidigit shows of not wishing to show the least significant non-zero position later 0.When input Li Shi restriction competition counting coding A3-A0 was 0000, the one or four input was output as 1 with door F1; The reset terminal if go out this moment
Figure BDA000027733709001511
Be low level, the one or three input nand gate T1 output low level, then second liang of input and a door A2, the 4th liang of input nand gate AN4, the 3rd liang of input and a door A3, the 4th liang of input are respectively 0,1,0,0 with the output of door A4, corresponding output adds control Li Shi coding A4A5A6A7=0100, for the decoding circuit of back, identical during with input A3A2A1A0=0010.As can be seen from Table 2, when being input as A3A2A1A0=0010, output Ya-Yg is low level simultaneously.Therefore, seven sections of digital display tube go out entirely, and what make that digital display tube should show 0 extinguishes, and realizes going out the zero power energy.
Turn off the light and import/go out zero-output terminal
Figure BDA00002773370900151
It is a bifunctional I/O end.
Figure BDA00002773370900152
Be the input of turning off the light when using as input, add the control signal of turning off the light
Figure BDA000027733709001512
No matter what the state of A3A2A1A0 is, each of driven charactron section extinguished simultaneously.When
Figure BDA00002773370900153
The time, second liang of input and a door A2, the 4th liang of input nand gate AN4, the 3rd liang of input and a door A3, the 4th liang of input are respectively 0,1,0,0 with the output of door A4, corresponding output adds control Li Shi coding A4A5A6A7=0100, be equivalent to import A3A2A1A0=0010, Ya-Yg is output low level simultaneously, digital display tube all extinguishes for 7 sections, realizes turning off the light function.
Figure BDA00002773370900154
Be the zero-output terminal that goes out when using as output, as seen from Figure 2:
BI ‾ / RBO ‾ = ( A ‾ 3 · A ‾ 2 · A ‾ 1 · A ‾ 0 · LT ‾ · RBI ‾ )
Following formula shows to have only to work as to be input as A3=A2=A1=A0=0, and zero input signal that goes out is arranged
Figure BDA00002773370900156
The time, Just understand output low level, Zero the extinguishing that the expression decoder should show.
Can draw the logical relation expression formula of exporting between Ya-Yg and the input A3-A0 by truth table shown in the table 2, as follows respectively:
Y a = A ‾ 3 A ‾ 2 A ‾ 1 A ‾ 0 + A 3 A ‾ 2 A ‾ 1 A 0 + A 3 A ‾ 2 A 1 A 0 + A ‾ 3 A 2 A 1 A 0 + A ‾ 3 A 2 A ‾ 1 A 0 +
A 3 A 2 A ‾ 1 A 0 + A 3 A 2 A 1 A 0 + A 3 A 2 A 1 A ‾ 0 + A ‾ 3 A 2 A 1 A ‾ 0
Y b = A ‾ 3 A ‾ 2 A ‾ 1 A ‾ 0 + A ‾ 3 A ‾ 2 A ‾ 1 A 0 + A 3 A ‾ 2 A ‾ 1 A 0 + A 3 A ‾ 2 A 1 A 0 + A ‾ 3 A ‾ 2 A 1 A 0 +
A 3 A 2 A ‾ 1 A 0 + A 3 A 2 A 1 A 0 + A 3 A 2 A 1 A ‾ 0 + A ‾ 3 A 2 A ‾ 1 A ‾
Y c = A ‾ 3 A ‾ 2 A ‾ 1 A ‾ 0 + A ‾ 3 A ‾ 2 A ‾ 1 A 0 + A 3 A ‾ 2 A 1 A 0 + A ‾ 3 A ‾ 2 A 1 A 0 + A ‾ 3 A 2 A 1 A 0 +
A ‾ 3 A 2 A ‾ 1 A 0 + A 3 A 2 A ‾ 1 A 0 + A 3 A 2 A 1 A 0 + A 3 A 2 A 1 A ‾
Y d = A ‾ 3 A ‾ 2 A ‾ 1 A ‾ 0 + A 3 A ‾ 2 A ‾ 1 A 0 + A 3 A ‾ 2 A 1 A 0 + A ‾ 3 A 2 A 1 A 0 + A ‾ 3 A 2 A ‾ 1 A 0 +
A 3 A 2 A 1 A 0 + A 3 A 2 A 1 A ‾ 0 + A ‾ 3 A 2 A ‾ 1 A ‾ 0 + A 3 A ‾ 2 A ‾ 1 A ‾ 0
Y e = A ‾ 3 A ‾ 2 A ‾ 1 A ‾ 0 + A 3 A ‾ 2 A ‾ 1 A 0 + A ‾ 3 A 2 A ‾ 1 A 0 + A 3 A 2 A 1 A 0 + A ‾ 3 A 2 A 1 A ‾ +
A ‾ 3 A 2 A ‾ 1 A ‾ 0 + A 3 A 2 A ‾ 1 A ‾ 0 + A 3 A ‾ 2 A ‾ 1 A ‾ 0 + A 3 A ‾ 2 A 1 A ‾
Y f = A ‾ 3 A ‾ 2 A ‾ 1 A ‾ 0 + A ‾ 3 A ‾ 2 A 1 A 0 + A ‾ 3 A 2 A 1 A 0 + A ‾ 3 A 2 A ‾ 1 A 0 + A 3 A 2 A 1 A 0 +
A 3 A 2 A 1 A ‾ 0 + A ‾ 3 A 2 A 1 A ‾ 0 + A 3 A ‾ 2 A ‾ 1 A ‾ 0 + A 3 A ‾ 2 A 1 A ‾ 0
Y g = A 3 A ‾ 2 A ‾ 1 A 0 + A 3 A ‾ 2 A 1 A 0 + A ‾ 3 A ‾ 2 A 1 A 0 + A ‾ 3 A 2 A 1 A 0 + A ‾ 3 A 2 A ‾ 1 A 0 +
A 3 A 2 A 1 A 0 + A 3 A 2 A 1 A ‾ 0 + A 3 A ‾ 2 A ‾ 1 A ‾ 0 + A ‾ 3 A ‾ 2 A 1 A ‾ 0
According to the above-mentioned input/output relation expression formula decoding scheme of Ya-Yg of the corresponding input of output that can draw, as Fig. 3 to shown in Figure 9, each section in the described a-g cross-talk decoding circuit respectively comprise 9 four inputs and door and 4 three inputs or, wherein:
In a section decoding circuit:
The one or four input is connected the first input end that adds control Li Shi coding with the first input end of a G1 anti-phase
Figure BDA000027733709001613
Reach the first input end of the eight or four input and a door G8, the 94 input and door G9;
The one or four input is connected second input that adds control Li Shi coding with second input of a G1 anti-phase
Figure BDA000027733709001614
And second input of the two or four input and the input of door a G2, the May 4th and a door G5, the six or four input and door G6;
The one or four input is connected the 3rd input that adds control Li Shi coding with the 3rd input of a G1 anti-phase
Figure BDA000027733709001615
Reach the 3rd input of the two or four input and a door G2, the three or four input and door G3;
The one or four input is connected the four-input terminal that adds control Li Shi coding with the four-input terminal of a G1 anti-phase
Figure BDA000027733709001616
And the four-input terminal of the four or four input and the input of door a G4, the May 4th and a door G5, the 94 input and door G9;
The two or four input is connected the first input end A4 that adds control Li Shi coding with the first input end of door G2, and the first input end of the three or four input and a door G3, the four or four input and a door G4, the May 4th input and a door G5, the six or four input and a door G6, the seven or four input and a G7;
The two or four input is connected the four-input terminal A7 that adds control Li Shi coding with the four-input terminal of door G2, the four-input terminal of the three or four input and a door G3, the six or four input and a door G6, the seven or four input and a door G7, the eight or four input and a G8;
The three or four input is connected the second input A5 that adds control Li Shi coding with second input of door G3, and second input of the four or four input and a door G4, the seven or four input and a door G7, the eight or four input and a door G8, the 94 input and a G9;
The four or four input is connected the 3rd input A6 that adds control Li Shi coding with the 3rd input of door G4, and the 3rd input of the May 4th input and a door G5, the six or four input and a door G6, the seven or four input and a door G7, the eight or four input and a door G8, the 94 input and a G9.
In the b section decoding circuit:
The one or four input is connected the first input end that adds control Li Shi coding with the first input end of a G1 anti-phase
Figure BDA00002773370900171
Reach the first input end of the eight or four input and a door G8, the 94 input and door G9;
The one or four input is connected second input that adds control Li Shi coding with second input of a G1 anti-phase And the two or four the input with the door G2, the three or four the input with the door G3, the six or four the input with the door G6, the 94 the input with the door G9 second input;
The one or four input is connected the 3rd input that adds control Li Shi coding with the 3rd input of a G1 anti-phase
Figure BDA00002773370900173
And the two or four input and a door G2, the three or four input and a door G3, the four or four input and three input of door a G4, the May 4th input with door G5;
The one or four input is connected the four-input terminal that adds control Li Shi coding with the four-input terminal of a G1 anti-phase
Figure BDA00002773370900174
And the four-input terminal of the two or four input and the input of door a G2, the May 4th and a door G5, the 94 input and door G9;
The two or four input is connected the first input end A4 that adds control Li Shi coding with the first input end of door G2, and the first input end of the three or four input and a door G3, the four or four input and a door G4, the May 4th input and a door G5, the six or four input and a door G6, the seven or four input and a G7;
The three or four input is connected the four-input terminal A7 that adds control Li Shi coding with the four-input terminal of door G3, and the four-input terminal of the four or four input and a door G4, the six or four input and a door G6, the seven or four input and a door G7, the eight or four input and a G8;
The four or four input is connected the second input A5 that adds control Li Shi coding with second input of door G4, and second input of the May 4th input and a door G5, the seven or four input and a door G7, the eight or four input and a G8;
The six or four input is connected the 3rd input A6 that adds control Li Shi coding with the 3rd input of door G6, and the 3rd input of the seven or four input and a door G7, the eight or four input and a door G8, the 94 input and a G9.
In the c section decoding circuit:
The one or four input is connected the first input end that adds control Li Shi coding with the first input end of a G1 anti-phase
Figure BDA00002773370900181
Reach the first input end of the 94 input and door G9;
The one or four input is connected second input that adds control Li Shi coding with second input of a G1 anti-phase
Figure BDA00002773370900182
And the two or four the input with the door G2, the six or four the input with the door G6, the seven or four the input with the door G7 second input;
The one or four input is connected the 3rd input that adds control Li Shi coding with the 3rd input of a G1 anti-phase
Figure BDA00002773370900183
And the two or four the input with the door G2, the three or four the input with the door G3, the four or four the input with the door G4 the 3rd input;
The one or four input is connected the four-input terminal that adds control Li Shi coding with the four-input terminal of a G1 anti-phase
Figure BDA00002773370900184
And the four-input terminal of the two or four input and a door G2, the four or four input and the input of door a G4, the May 4th and a door G5, the six or four input and door G6;
The two or four input is connected the first input end A4 that adds control Li Shi coding with the first input end of door G2, and the first input end of the three or four input and a door G3, the four or four input and a door G4, the May 4th input and a door G5, the six or four input and a door G6, the seven or four input and a door G7, the eight or four input and a G8;
The three or four input is connected the second input A5 that adds control Li Shi coding with second input of door G3, and second input of the four or four input and a door G4, the May 4th input and a door G5, the eight or four input and a door G8, the 94 input and a G9;
The three or four input is connected the four-input terminal A7 that adds control Li Shi coding with the four-input terminal of door G3, and the four-input terminal of the seven or four input and a door G7, the eight or four input and a door G8, the 94 input and a G9;
The May 4th input is connected the 3rd input A6 that adds control Li Shi coding with the 3rd input of door G5, and the 3rd input of the six or four input and a door G6, the seven or four input and a door G7, the eight or four input and a door G8, the 94 input and a G9.
In the d section decoding circuit:
The one or four input is connected the first input end that adds control Li Shi coding with the first input end of a G1 anti-phase
Figure BDA00002773370900191
And the seven or four the input with the door G7, the eight or four the input with the door G8, the 94 the input with the door G9 first input end;
The one or four input is connected second input that adds control Li Shi coding with second input of a G1 anti-phase
Figure BDA00002773370900192
And second input of the two or four input and the input of door a G2, the May 4th and a door G5, the eight or four input and a door G8, the 94 input and door G9;
The one or four input is connected the 3rd input that adds control Li Shi coding with the 3rd input of a G1 anti-phase And the two or four the input with the door G2, the three or four the input with the door G3, the 94 the input with the door G9 the 3rd input;
The one or four input is connected the four-input terminal that adds control Li Shi coding with the four-input terminal of a G1 anti-phase And the four-input terminal of the four or four input and the input of door a G4, the May 4th and a door G5, the eight or four input and door G8;
The two or four input is connected the first input end A4 that adds control Li Shi coding with the first input end of door G2, and the first input end of the three or four input and a door G3, the four or four input and a door G4, the May 4th input and a door G5, the six or four input and a G6;
The two or four input is connected the four-input terminal A7 that adds control Li Shi coding with the four-input terminal of door G2, and the four-input terminal of the three or four input and a door G3, the six or four input and a door G6, the seven or four input and a door G7, the 94 input and a G9;
The three or four input is connected the second input A5 that adds control Li Shi coding with second input of door G3, and second input of the four or four input and a door G4, the six or four input and a door G6, the seven or four input and a G7;
The four or four input is connected the 3rd input A6 that adds control Li Shi coding with the 3rd input of door G4, and the 3rd input of the May 4th input and a door G5, the six or four input and a door G6, the seven or four input and a door G7, the eight or four input and a G8.
In the e section decoding circuit:
The one or four input is connected the first input end that adds control Li Shi coding with the first input end of a G1 anti-phase
Figure BDA00002773370900201
And the first input end of the May 4th input and a door G5, the six or four input and a door G6, the seven or four input and a door G7, the eight or four input and a door G8, the 94 input and door G9;
The one or four input is connected second input that adds control Li Shi coding with second input of a G1 anti-phase
Figure BDA00002773370900202
And the two or four the input with the door G2, the three or four the input with the door G3, the six or four the input with the door G6, the seven or four the input with the door G7, the eight or four the input with the door G8 second input;
The one or four input is connected the 3rd input that adds control Li Shi coding with the 3rd input of a G1 anti-phase
Figure BDA00002773370900203
And the two or four the input with the door G2, the eight or four the input with the door G8, the 94 the input with the door G9 the 3rd input;
The one or four input is connected the four-input terminal that adds control Li Shi coding with the four-input terminal of a G1 anti-phase
Figure BDA00002773370900204
And the four-input terminal of the three or four input and the input of door a G3, the May 4th and a door G5, the six or four input and door G6;
The two or four input is connected the first input end A4 that adds control Li Shi coding with the first input end of a G2, reaches the first input end of the three or four input and a door G3, the four or four input and door G4;
The two or four input is connected the four-input terminal A7 that adds control Li Shi coding with the four-input terminal of door G2, and the four-input terminal of the four or four input and a door G4, the seven or four input and a door G7, the eight or four input and a door G8, the 94 input and a G9;
The three or four input is connected the 3rd input A6 that adds control Li Shi coding with the 3rd input of door G3, and the 3rd input of the four or four input and a door G4, the May 4th input and a door G5, the six or four input and a door G6, the seven or four input and a G7;
The four or four input is connected the second input A5 that adds control Li Shi coding with second input of a G4, reaches second input of the May 4th input and a door G5, the 94 input and door G9.
In the f section decoding circuit:
The one or four input is connected the first input end that adds control Li Shi coding with the first input end of a G1 anti-phase
Figure BDA00002773370900211
And the six or four the input with the door G6, the seven or four the input with the door G7, the eight or four the input with the door G8, the 94 the input with the door G9 first input end;
The one or four input is connected second input that adds control Li Shi coding with second input of a G1 anti-phase
Figure BDA00002773370900212
Reach second input of the four or four input and a door G4, the eight or four input and door G8;
The one or four input is connected the 3rd input that adds control Li Shi coding with the 3rd input of a G1 anti-phase And the two or four the input with the door G2, the eight or four the input with the door G8, the 94 the input with the door G9 the 3rd input;
The one or four input is connected the four-input terminal that adds control Li Shi coding with the four-input terminal of a G1 anti-phase And the two or four the input with the door G2, the three or four the input with the door G3, the four or four the input with the door G4, the seven or four the input with the door G7 four-input terminal;
The two or four input is connected the first input end A4 that adds control Li Shi coding with the first input end of door G2, and the first input end of the three or four input and a door G3, the four or four input and a door G4, the May 4th input and a G5;
The two or four input is connected the second input A5 that adds control Li Shi coding with second input of door G2, and second input of the three or four input and a door G3, the May 4th input and a door G5, the seven or four input and a door G7, the 94 input and a G9;
The three or four input is connected the 3rd input A6 that adds control Li Shi coding with the 3rd input of door G3, and the 3rd input of the four or four input and a door G4, the May 4th input and a door G5, the six or four input and a door G6, the seven or four input and a G7;
The May 4th input is connected the four-input terminal A7 that adds control Li Shi coding with the four-input terminal of door G5, and the four-input terminal of the six or four input and a door G6, the eight or four input and a door G8, the 94 input and a G9.
In the g section decoding circuit:
The one or four input is connected the first input end A4 that adds control Li Shi coding with the first input end of door G1, and the first input end of the two or four input and a door G2, the three or four input and a door G3, the four or four input and a door G4, the May 4th input and a door G5, the six or four input and a G6;
The one or four input is connected second input that adds control Li Shi coding with second input of a G1 anti-phase
Figure BDA00002773370900221
Reach second input of the May 4th input and a door G5, the eight or four input and door G8;
The one or four input is connected the 3rd input that adds control Li Shi coding with the 3rd input of a G1 anti-phase
Figure BDA00002773370900222
And the two or four the input with the door G2, the three or four the input with the door G3, the 94 the input with the door G9 the 3rd input;
The one or four input is connected the four-input terminal A7 that adds control Li Shi coding with the four-input terminal of door G1, and the four-input terminal of the two or four input and a door G2, the six or four input and a door G6, the seven or four input and a door G7, the eight or four input and a door G8, the 94 input and a G9;
The two or four input is connected the second input A5 that adds control Li Shi coding with second input of door G2, and second input of the three or four input and a door G3, the four or four input and a door G4, the six or four input and a door G6, the seven or four input and a door G7, the 94 input and a G9;
The three or four input is connected the four-input terminal that adds control Li Shi coding with the four-input terminal of a G3 anti-phase
Figure BDA00002773370900223
Reach the four-input terminal of the four or four input and a door G4, the May 4th input and door G5;
The four or four input is connected the 3rd input A6 that adds control Li Shi coding with the 3rd input of door G4, and the 3rd input of the May 4th input and a door G5, the six or four input and a door G6, the seven or four input and a door G7, the eight or four input and a G8;
The seven or four input is connected the first input end that adds control Li Shi coding with the first input end of a G7 anti-phase
Figure BDA00002773370900224
Reach the first input end of the eight or four input and a door G8, the 94 input and door G9.
Above embodiment only for explanation technological thought of the present invention, can not limit protection scope of the present invention with this, every technological thought that proposes according to the present invention, and any change of doing on the technical scheme basis all falls within the protection range of the present invention.

Claims (9)

1. demonstration decoding circuit based on Li Shi restriction competition counting coding, it is characterized in that: comprise control circuit and decoding circuit, described decoding circuit comprises a-g totally 7 cross-talk decoding circuits, described control circuit has coding input, lamp test input, the reset terminal and turn off the light and import/go out zero-output terminal of going out, wherein:
Described coding input is used for 4 Li Shi restrictions of input competition counting coding, be converted to 4 after described 4 Li Shi restriction competition counting coding is handled through control circuit and add control Li Shi restriction competition counting coding, and transferring to decoding circuit, described decoding circuit output word shape code is also controlled the work of seven segment numerical display tube;
The output of described lamp test input connects control circuit, when lamp test input input low level, it is 1111 that 4 of control control circuit output add control Li Shi restriction competition counting coding perseverance, and the output word shape code is 8 behind decoding circuit, and the seven segment numerical display tube is all lighted;
The output of the described reset terminal that goes out connects control circuit, when 4 Li Shi restriction competition countings of control circuit input are encoded to 0000, reset terminal 4 by the output of input low level control control circuit of going out add control Li Shi restriction competition counting and are encoded to 0010, the output word shape code is empty behind decoding circuit, and the seven segment numerical display tube all extinguishes;
The described output of importing/go out zero-output terminal of turning off the light connects control circuit, when turning off the light the input low level, turn off the light and import/go out zero-output terminal and use as input, why no matter import 4 Li Shi restriction competition counting codings is worth, it is 0010 that 4 of control circuit output add control Li Shi restriction competition counting coding perseverance, the output word shape code is empty behind decoding circuit, and the seven segment numerical display tube all extinguishes;
When 4 Li Shi restrictions of control circuit input competition counting coding perseverances are 0000, described turning off the light imported/gone out zero-output terminal and use as output, and the output output low level of turning off the light is effective.
2. the demonstration decoding circuit based on Li Shi restriction competition counting coding according to claim 1 is characterized in that: described control circuit comprises 9 not gates, 4 two input nand gates, 4 two inputs and door, 1 four inputs and door and 1 three input nand gate;
The sign indicating number position of 4 Li Shi restriction competition counting codings raises successively by first to the 4th;
The input of first to fourth not gate is counted the coding inputs as 4 Li Shi restriction competitions of control circuit successively, and output connects the first input end of first liang of input nand gate, first liang of input and door, second liang of input nand gate and the 3rd liang of input nand gate respectively, the second input short circuit of described first liang of input nand gate, first liang of input and door, second liang of input nand gate and the 3rd liang of input nand gate, and as the lamp test input of control circuit;
Described first liang of input nand gate, first liang of input and the output of door, second liang of input nand gate and the 3rd liang of input nand gate are connected the first input end of second liang of input and door, the 4th liang of input nand gate, the 3rd liang of input and door, the 4th liang of input and door respectively, and the second input short circuit of second liang of input and door, the 4th liang of input nand gate, the 3rd liang of input and door, the 4th liang of input and door, and import/go out zero-output terminal as turning off the light of control circuit;
Described second liang of input exported 4 successively with the output of door and added control Li Shi restriction competition counting coding with door, the 4th liang of input with door, the 4th liang of input nand gate, the 3rd liang of input, and described output is also exported 4 inversion signals that add control Li Shi restriction competition counting coding via the 6th to the 9th not gate respectively successively;
Described four import the output that is connected first to fourth not gate with the input of door respectively, and four inputs are connected the first input end of three input nand gates with the output of door, second input of described three input nand gates connects the lamp test input, the 3rd input connects the output of the 5th not gate, and the input of the 5th not gate is as the reset terminal that goes out of control circuit, and the output of described three input nand gates connects turning off the light of control circuit and imports/go out zero-output terminal.
3. the demonstration decoding circuit based on Li Shi restriction competition counting coding according to claim 2 is characterized in that: described a cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The one one to the 1 imports first to the 3rd input that is connected the one one three input or door with the output of door respectively, the one four to the 1 imports first to the 3rd input that is connected the one two three input or door with the output of door respectively, the one seven to the 1 the input with the door output be connected respectively the 1 the input or the door first to the 3rd input, the one one to the 1 the input or the door output connect respectively the 1 the input or first to the 3rd input;
The 1 the input with the door first input end be connected the 6th not gate output and the 1 the input with the door and the 1 the input and first input end;
The one one four input be connected with second input of door the output of the 7th not gate and the one two four input and door, first the May 4th input and door and the one six four input with second input;
The 1 the input with the door the 3rd input be connected the 8th not gate output and the 1 the input with the door and the 1 the input and the 3rd input;
The one one four input be connected with the four-input terminal of door the output of the 9th not gate and the one four four input and door, first the May 4th input and door and the one nine four input with four-input terminal;
The one two four input is connected with the first input end of door the output of second liang of input and door and the one three four input and door, the one four four input and door, first the May 4th input and door, the one six four input and door and the one seven four input and first input end;
The 1 the input with the door four-input terminal be connected the 4th liang of input with the door output and the 1 the input with the door, the 1 the input with the door, the 1 the input with the door and the 1 the input with four-input terminal;
The 1 the input with the door second input be connected the 4th liang of input nand gate output and the 1 the input with the door, the 1 the input with the door, the 1 the input with the door and the 1 the input with second input;
The one four four input be connected with the 3rd input of door the output of the 3rd liang of input and door and first the May 4th input and door, the one six four input and door, the one seven four input and door, the one eight four input and door and the one nine four input with the 3rd input.
4. the demonstration decoding circuit based on Li Shi restriction competition counting coding according to claim 2 is characterized in that: described b cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The 21 to the 234 imports first to the 3rd input that is connected the 213 input or door with the output of door respectively, the 24 to the 264 imports first to the 3rd input that is connected the 223 input or door with the output of door respectively, the 27 to the 294 the input with the door output be connected respectively the 233 the input or the door first to the 3rd input, the 21 to the 233 the input or the door output connect respectively the 243 the input or first to the 3rd input;
The 214 the input with the door first input end be connected the 6th not gate output and the 284 the input with the door and the 294 the input and first input end;
The 214 the input with the door second input be connected the 7th not gate output and the 224 the input with the door, the 234 the input with the door, the 264 the input with the door and the 294 the input with second input;
The 214 input be connected with the 3rd input of door the output of the 8th not gate and the 224 input and door, the 234 input and door, the 244 input and door and second the May 4th input with the 3rd input;
The 214 input be connected with the four-input terminal of door the output of the 9th not gate and the 224 input and door, second the May 4th input and door, the 294 input with four-input terminal;
The 224 input is connected with the first input end of door the output of second liang of input and door and the 234 input and door, the 244 input and door, second the May 4th input and door, the 264 input and door and the 274 input and first input end;
The 234 the input with the door four-input terminal be connected the 4th liang of input with the door output and the 244 the input with the door, the 264 the input with the door, the 274 the input with the door and the 284 the input with four-input terminal;
The 244 input be connected with second input of door the output of the 4th liang of input nand gate and the input of second the May 4th and door, the 274 input and door and the 284 input with second input;
The 264 the input with the door the 3rd input be connected the 3rd liang of input with the door output and the 274 the input with the door, the 284 the input with the door and the 294 the input with the 3rd input.
5. the demonstration decoding circuit based on Li Shi restriction competition counting coding according to claim 2 is characterized in that: described c cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The 31 to the 334 imports first to the 3rd input that is connected the 313 input or door with the output of door respectively, the 34 to the 364 imports first to the 3rd input that is connected the 323 input or door with the output of door respectively, pseudo-ginseng to the three nine-day periods after the winter solstices four input and the output of door are connected first to the 3rd input of the 333 input or door respectively, the output of the 31 to the 333 input or door connect respectively the 343 input or first to the 3rd input;
The 314 input is connected the output of the 6th not gate and the first input end of three nine-day periods after the winter solstices four input and door with the first input end of door;
The 314 input be connected with second input of door the output of the 7th not gate and the 324 input and door, the 364 input and door and pseudo-ginseng four input with second input;
The 314 the input with the door the 3rd input be connected the 8th not gate output and the 324 the input with the door, the 334 the input with the door and the 344 the input with the 3rd input;
The 314 input be connected with the four-input terminal of door the output of the 9th not gate and the 324 input and door, the 344 input and door and the 3rd the May 4th input and door and the 364 input with four-input terminal;
The 324 input is connected with the first input end of door the output of second liang of input and door and the 334 input and door, the 344 input and door, the 3rd the May 4th input and door, the 364 input and door, pseudo-ginseng four inputs and door and the 384 input and first input end;
The 334 input be connected with second input of door the output of the 4th liang of input nand gate and the 344 input and door, the 3rd the May 4th input and door, the 384 input and door and three nine-day periods after the winter solstices four input with second input;
The 334 input be connected with the four-input terminal of door the output of the 4th liang of input and door and pseudo-ginseng four input and door, the 384 input and door and three nine-day periods after the winter solstices four input with four-input terminal;
The 3rd the May 4th input be connected with the 3rd input of door the output of the 3rd liang of input and door and the 364 input and door, pseudo-ginseng four inputs and door, the 384 input and door and three nine-day periods after the winter solstices four input with the 3rd input.
6. the demonstration decoding circuit based on Li Shi restriction competition counting coding according to claim 2 is characterized in that: described d cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The 41 to the 434 imports first to the 3rd input that is connected the 413 input or door with the output of door respectively, the 44 to the 464 imports first to the 3rd input that is connected the 423 input or door with the output of door respectively, the 47 to the 494 the input with the door output be connected respectively the 433 the input or the door first to the 3rd input, the 41 to the 433 the input or the door output connect respectively the 443 the input or first to the 3rd input;
The 414 the input with the door first input end be connected the 6th not gate output and the 474 the input with the door, the 484 the input with the door and the 494 the input with first input end;
The 414 input be connected with second input of door the output of the 7th not gate and the 424 input and door, the 4th the May 4th input and door, the 484 input and door and the 494 input with second input;
The 414 the input with the door the 3rd input be connected the 8th not gate output and the 424 the input with the door, the 434 the input with the door, the 494 the input with the 3rd input;
The 414 input be connected with the four-input terminal of door the output of the 9th not gate and the 444 input and door, the 4th the May 4th input and door and the 484 input with four-input terminal;
The 424 input is connected with the first input end of door the output of second liang of input and door and the 434 input and door, the 444 input and door, the 4th the May 4th input and door and the 464 input and first input end;
The 424 the input with the door four-input terminal be connected the 4th liang of input with the door output and the 434 the input with the door, the 464 the input with the door, the 474 the input with the door and the 494 the input with four-input terminal;
The 434 the input with the door second input be connected the 4th liang of input nand gate output and the 444 the input with the door, the 464 the input with the door and the 474 the input with second input;
The 444 input be connected with the 3rd input of door the output of the 3rd liang of input and door and the 4th the May 4th input and door, the 464 input and door, the 474 input and door and the 484 input with the 3rd input.
7. the demonstration decoding circuit based on Li Shi restriction competition counting coding according to claim 2 is characterized in that: described e cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
Import first to the 3rd input that is connected input on May Day three or door with the output of door respectively May Day to the 534, the May 4th to the 564 is imported first to the 3rd input that is connected the 523 input or door with the output of door respectively, the 57 to the 594 input and the output of door are connected first to the 3rd input of the 533 input or door respectively, the output of input on May Day to the 533 or door connect respectively the five-four-three input or first to the 3rd input;
Input on May Day four be connected with the first input end of door the output of the 6th not gate and the input of the 5th the May 4th and door, the 564 input and door, the 574 input and door, the 584 input and door and the 594 input with first input end;
Input on May Day four be connected with second input of door the output of the 7th not gate and the 524 input and door, the 534 input and door, the 564 input and door, the 574 input and door and the 584 input with second input;
Input on May Day four be connected with the 3rd input of door the output of the 8th not gate and the 524 input and door, the 584 input and door and the 594 input with the 3rd input;
Input on May Day four be connected with the four-input terminal of door the output of the 9th not gate and the 534 input and door, the input of the 5th the May 4th and door and the 564 input with four-input terminal;
The 524 input is connected with the first input end of door the output of second liang of input and door and the 534 input and door, the May 4th four input and first input end;
The 524 input be connected with the four-input terminal of door the output of the 4th liang of input and door and the May 4th four input and door, the 574 input and door, the 584 input and door and the 594 input with four-input terminal;
The 534 input be connected with the 3rd input of door the output of the 3rd liang of input and door and the May 4th four input and door, the input of the 5th the May 4th and door, the 564 input and door and the 574 input with the 3rd input;
The May 4th four input be connected with second input of door the output of the 4th liang of input nand gate and the input of the 5th the May 4th and door and the 594 input and second input.
8. the demonstration decoding circuit based on Li Shi restriction competition counting coding according to claim 2 is characterized in that: described f cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
The 61 to the 634 imports first to the 3rd input that is connected the 613 input or door with the output of door respectively, the 64 to the 664 imports first to the 3rd input that is connected the 623 input or door with the output of door respectively, the 67 to the 694 the input with the door output be connected respectively the 633 the input or the door first to the 3rd input, the 61 to the 633 the input or the door output connect respectively the 643 the input or first to the 3rd input;
The 614 the input with the door first input end be connected the 6th not gate output and the 664 the input with the door, the 674 the input with the door, the 684 the input with the door and the 694 the input with first input end;
The 614 the input with the door second input be connected the 7th not gate output and the 644 the input with the door and the 684 the input and second input;
The 614 the input with the door the 3rd input be connected the 8th not gate output and the 624 the input with the door, the 684 the input with the door and the 694 the input with the 3rd input;
The 614 the input with the door four-input terminal be connected the 9th not gate output and the 624 the input with the door, the 634 the input with the door, the 644 the input with the door and the 674 the input with four-input terminal;
The 624 input is connected with the first input end of door the output of second liang of input and door and the 634 input and door, the 644 input and door and the 6th the May 4th input and first input end;
The 624 input be connected with second input of door the output of the 4th liang of input nand gate and the 634 input and door, the 6th the May 4th input and door, the 674 input and door and the 694 input with second input;
The 634 input be connected with the 3rd input of door the output of the 3rd liang of input and door and the 644 input and door, the 6th the May 4th input and door, the 664 input and door and the 674 input with the 3rd input;
The 6th the May 4th input be connected with the four-input terminal of door the output of the 4th liang of input and door and the 664 input and door, the 684 input and door and the 694 input with four-input terminal.
9. the demonstration decoding circuit based on Li Shi restriction competition counting coding according to claim 2 is characterized in that: described g cross-talk decoding circuit comprise 9 four inputs and door and 4 three inputs or, wherein:
Import first to the 3rd input that is connected the input July 1st three or door with the output of door respectively the July 1st to the 734, the 74 to the 764 imports first to the 3rd input that is connected the 723 input or door with the output of door respectively, the 77 to the 794 input and the output of door are connected first to the 3rd input of the 733 input or door respectively, the output of input July 1st to the 733 or door connect respectively the 743 input or first to the 3rd input;
Input July 1st four is connected with the first input end of door the output of second liang of input and door and the 724 input and door, the 734 input and door, the 744 input and door, the Seventh Five-Year Plan four inputs and door and the 764 input and first input end;
Input July 1st four be connected with second input of door the output of the 7th not gate and the Seventh Five-Year Plan four inputs and door and the 784 input and second input;
Input July 1st four be connected with the 3rd input of door the output of the 8th not gate and the 724 input and door, the 734 input and door and the 794 input with the 3rd input;
Input July 1st four be connected with the four-input terminal of door the output of the 4th liang of input and door and the 724 input and door, the 764 input and door, the 774 input and door, the 784 input and door and the 794 input with four-input terminal;
The 724 the input with the door second input be connected the 4th liang of input nand gate output and the 734 the input with the door, the 744 the input with the door, the 764 the input with the door, the 774 the input with the door and the 794 the input with second input;
The 734 input be connected with the four-input terminal of door the output of the 9th not gate and the 744 input and door and the Seventh Five-Year Plan four input and four-input terminal;
The 744 input be connected with the 3rd input of door the output of the 3rd liang of input and door and the Seventh Five-Year Plan four input and door, the 764 input and door, the 774 input and door and the 784 input with the 3rd input;
The 774 the input with the door first input end be connected the 6th not gate output and the 784 the input with the door and the 794 the input and first input end.
CN201310028311.4A 2013-01-24 2013-01-24 Display decoding circuit based on Li Shi restriction competition counting coding Active CN103297064B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310028311.4A CN103297064B (en) 2013-01-24 2013-01-24 Display decoding circuit based on Li Shi restriction competition counting coding

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310028311.4A CN103297064B (en) 2013-01-24 2013-01-24 Display decoding circuit based on Li Shi restriction competition counting coding

Publications (2)

Publication Number Publication Date
CN103297064A true CN103297064A (en) 2013-09-11
CN103297064B CN103297064B (en) 2016-08-03

Family

ID=49097459

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310028311.4A Active CN103297064B (en) 2013-01-24 2013-01-24 Display decoding circuit based on Li Shi restriction competition counting coding

Country Status (1)

Country Link
CN (1) CN103297064B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1972131A (en) * 2006-07-28 2007-05-30 东南大学 Restraint competition count code circuit with mode of reverse phase shift
CN102594359A (en) * 2012-03-28 2012-07-18 东南大学 Realization circuit of 8-bit restrict competition count codes
CN102594358A (en) * 2012-03-28 2012-07-18 东南大学 Code system conversion circuit for converting binary-coded decimal (BCD) codes to Lee restrict competition count codes

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1972131A (en) * 2006-07-28 2007-05-30 东南大学 Restraint competition count code circuit with mode of reverse phase shift
CN102594359A (en) * 2012-03-28 2012-07-18 东南大学 Realization circuit of 8-bit restrict competition count codes
CN102594358A (en) * 2012-03-28 2012-07-18 东南大学 Code system conversion circuit for converting binary-coded decimal (BCD) codes to Lee restrict competition count codes

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
杜德银: "七段译码电路工作原理分析", 《职教与成教》 *

Also Published As

Publication number Publication date
CN103297064B (en) 2016-08-03

Similar Documents

Publication Publication Date Title
CN107610445B (en) Infrared self-learning data coding method and circuit thereof
CN102932009B (en) Based on QC-LDPC parallel encoding method in the DTMB of look-up table
CN102857324B (en) Low density parity check (LDPC) serial coder in deep space communication and based on lookup table and coding method
CN100495929C (en) Confinement competition digital circuit with homophase displacement mode
CN100472969C (en) Restraint competition count code circuit with mode of reverse phase shift
CN205027230U (en) Gray code area intelligence tape measure
CN102857239B (en) LDPC (Low Density Parity Check) serial encoder and encoding method based on lookup table in CMMB (China Mobile Multimedia Broadcasting)
CN103297064A (en) Display decoding circuit based on Lipschitz restricting competition counting code
CN102932008B (en) Based on QC-LDPC parallel encoding method in the deep space communication of look-up table
CN200976579Y (en) Reversed phase shift restricted competition metering code circuit
CN102916706B (en) QC-LDPC encoder and coding method in the CMMB of highly-parallel
CN102868495B (en) Lookup table based LDPC (low-density parity-check) serial encoder and encoding method in near-earth communication
CN102857240A (en) LDPC (Low Density Parity Check) encoder and encoding method based on circulation shift right accumulation in deep space communication
CN105099458B (en) Thermometer decoder
CN104409048A (en) Source electrode driving circuit, gray-scale voltage generation circuit and display device
CN102891687B (en) Summation array-based QC-LDPC (Quasi-Low-Density Parity-Check) parallel encoder and encoding method
CN103227632A (en) 1-in-16 data selection circuit based on Lipschitz Exponent restricting competition counting and coding
CN202195826U (en) Electronic multi-circle grating based on two or three paths of cursor codes
CN103297063B (en) Gray code turns the code system change-over circuit of Li Shi restriction competition counting coding
CN201548242U (en) Four-position angle encoder
CN102932013B (en) Based on QC-LDPC parallel encoding method in the near-earth communication of look-up table
CN202340221U (en) Gray code detecting device for absolute value coder
CN204442349U (en) A kind of counting uses Gray's code-disc
CN207301372U (en) A kind of simple statistics device based on photoelectric sensor
CN103297062A (en) 4line-16line decoding circuit based on Lipschitz restricting competition counting code

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant