CN103178050A - 半导体封装结构及其制作方法 - Google Patents
半导体封装结构及其制作方法 Download PDFInfo
- Publication number
- CN103178050A CN103178050A CN2011104355786A CN201110435578A CN103178050A CN 103178050 A CN103178050 A CN 103178050A CN 2011104355786 A CN2011104355786 A CN 2011104355786A CN 201110435578 A CN201110435578 A CN 201110435578A CN 103178050 A CN103178050 A CN 103178050A
- Authority
- CN
- China
- Prior art keywords
- layer
- metal
- insulating barrier
- line layer
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 115
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 10
- 229910052751 metal Inorganic materials 0.000 claims abstract description 125
- 239000002184 metal Substances 0.000 claims abstract description 125
- 230000007246 mechanism Effects 0.000 claims abstract description 25
- 230000004888 barrier function Effects 0.000 claims description 66
- 238000009413 insulation Methods 0.000 claims description 27
- 230000008878 coupling Effects 0.000 claims description 26
- 238000010168 coupling process Methods 0.000 claims description 26
- 238000005859 coupling reaction Methods 0.000 claims description 26
- 238000000034 method Methods 0.000 claims description 26
- 239000013078 crystal Substances 0.000 claims description 24
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 22
- 238000004026 adhesive bonding Methods 0.000 claims description 20
- 238000002161 passivation Methods 0.000 claims description 18
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 13
- 229910052802 copper Inorganic materials 0.000 claims description 13
- 239000010949 copper Substances 0.000 claims description 13
- 239000003550 marker Substances 0.000 claims description 11
- 229910052759 nickel Inorganic materials 0.000 claims description 11
- 238000002360 preparation method Methods 0.000 claims description 10
- 208000002925 dental caries Diseases 0.000 claims description 7
- 238000003825 pressing Methods 0.000 claims description 7
- 239000011859 microparticle Substances 0.000 claims description 6
- 230000011218 segmentation Effects 0.000 claims description 6
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 5
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 claims description 5
- 229910052782 aluminium Inorganic materials 0.000 claims description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical group [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 5
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 5
- 229910052737 gold Inorganic materials 0.000 claims description 5
- 239000010931 gold Substances 0.000 claims description 5
- 229910052709 silver Inorganic materials 0.000 claims description 5
- 239000004332 silver Substances 0.000 claims description 5
- 238000012546 transfer Methods 0.000 claims description 5
- 229910052725 zinc Inorganic materials 0.000 claims description 5
- 239000011701 zinc Substances 0.000 claims description 5
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 4
- 229910052718 tin Inorganic materials 0.000 claims description 4
- 239000011135 tin Substances 0.000 claims description 4
- 229910000838 Al alloy Inorganic materials 0.000 claims description 3
- 229920002521 macromolecule Polymers 0.000 claims description 3
- 239000002923 metal particle Substances 0.000 claims description 3
- 239000000084 colloidal system Substances 0.000 claims description 2
- 230000009471 action Effects 0.000 claims 1
- 238000009713 electroplating Methods 0.000 claims 1
- 239000000463 material Substances 0.000 abstract description 10
- 230000008602 contraction Effects 0.000 abstract description 2
- 239000010410 layer Substances 0.000 abstract 5
- 238000004806 packaging method and process Methods 0.000 abstract 1
- 239000002356 single layer Substances 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 description 14
- 238000007731 hot pressing Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 238000007747 plating Methods 0.000 description 4
- 238000005272 metallurgy Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000007789 sealing Methods 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 239000004411 aluminium Substances 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 238000009940 knitting Methods 0.000 description 1
- 238000001393 microlithography Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000004513 sizing Methods 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/8313—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/83132—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201110435578.6A CN103178050B (zh) | 2011-12-22 | 2011-12-22 | 半导体封装结构及其制作方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201110435578.6A CN103178050B (zh) | 2011-12-22 | 2011-12-22 | 半导体封装结构及其制作方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103178050A true CN103178050A (zh) | 2013-06-26 |
CN103178050B CN103178050B (zh) | 2015-11-18 |
Family
ID=48637809
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201110435578.6A Withdrawn - After Issue CN103178050B (zh) | 2011-12-22 | 2011-12-22 | 半导体封装结构及其制作方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103178050B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023078006A1 (zh) * | 2021-11-05 | 2023-05-11 | 寒武纪(西安)集成电路有限公司 | 加速器结构、生成加速器结构的方法及其设备 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101764113B (zh) * | 2008-12-25 | 2012-02-29 | 俞宛伶 | 半导体元件的线路面的连接垫上的金属凸块结构及形成方法 |
-
2011
- 2011-12-22 CN CN201110435578.6A patent/CN103178050B/zh not_active Withdrawn - After Issue
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023078006A1 (zh) * | 2021-11-05 | 2023-05-11 | 寒武纪(西安)集成电路有限公司 | 加速器结构、生成加速器结构的方法及其设备 |
Also Published As
Publication number | Publication date |
---|---|
CN103178050B (zh) | 2015-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10177090B2 (en) | Package-on-package semiconductor assembly having bottom device confined by dielectric recess | |
CN106409700B (zh) | 介电材凹穴内设有电性元件的可堆叠式线路板制作方法 | |
TWI508196B (zh) | 具有內建加強層之凹穴基板之製造方法 | |
US20080093749A1 (en) | Partial Solder Mask Defined Pad Design | |
CN104428892B (zh) | 用于基板核心层的方法和装置 | |
CN105575913A (zh) | 埋入硅基板扇出型3d封装结构 | |
TW201436130A (zh) | 具有內建散熱座及增層電路之散熱增益型線路板 | |
CN106206488A (zh) | 内建散热座的散热增益型面朝面半导体组体及制作方法 | |
CN102760712A (zh) | 半导体封装 | |
US10062663B2 (en) | Semiconductor assembly with built-in stiffener and integrated dual routing circuitries and method of making the same | |
CN105789058A (zh) | 中介层嵌置于加强层中的线路板及其制作方法 | |
CN101911291A (zh) | 具有用于镀敷芯片下方的垫的迹线的球栅阵列封装 | |
CN102693955B (zh) | 封装载板及其制造方法 | |
US20160174365A1 (en) | Wiring board with dual wiring structures integrated together and method of making the same | |
US8723313B2 (en) | Semiconductor package structure and method for manufacturing the same | |
CN101567355B (zh) | 半导体封装基板及其制法 | |
CN105321900A (zh) | 用于集成电路封装的暴露的、可焊接的散热器 | |
CN106206500A (zh) | 半导体封装 | |
CN1980538A (zh) | 形成电路板电性连接端的制法 | |
CN101989593B (zh) | 封装基板及其制法及封装结构 | |
CN103178050B (zh) | 半导体封装结构及其制作方法 | |
CN101937901B (zh) | 线路基板及其制作方法与封装结构 | |
EP2615638A2 (en) | Semiconductor Package Structure and Method for Manufacturing The Same | |
CN104576402A (zh) | 封装载板及其制作方法 | |
CN107230640A (zh) | 具散热座及双增层电路的散热增益型半导体组件及其制法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20160628 Address after: 511500 Guangdong city of Qingyuan province high tech Industrial Development Zone Industrial Park Yinzhan Jiafu Industrial Zone D Patentee after: Xin Qiang Electronics (Qingyuan) Co., Ltd. Address before: Taipei City, Taiwan, China Patentee before: Yu Wanling |
|
AV01 | Patent right actively abandoned | ||
AV01 | Patent right actively abandoned | ||
AV01 | Patent right actively abandoned |
Granted publication date: 20151118 Effective date of abandoning: 20220215 |
|
AV01 | Patent right actively abandoned |
Granted publication date: 20151118 Effective date of abandoning: 20220215 |