CN103106883B - The voltage adjusting method of liquid crystal display - Google Patents
The voltage adjusting method of liquid crystal display Download PDFInfo
- Publication number
- CN103106883B CN103106883B CN201310032491.3A CN201310032491A CN103106883B CN 103106883 B CN103106883 B CN 103106883B CN 201310032491 A CN201310032491 A CN 201310032491A CN 103106883 B CN103106883 B CN 103106883B
- Authority
- CN
- China
- Prior art keywords
- voltage
- liquid crystal
- kick
- circuit
- mend
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The invention provides a kind of voltage adjusting method of liquid crystal display, as follows to the voltage adjusting method of inactive pixels unit: inactive pixels unit is connected to gray voltage generator by cabling; Inactive pixels unit produces circuit through kick-back voltage and produces kick-back voltage Δ Vp; Kick-back voltage compensating circuit kick-back voltage is produced circuit produce kick-back voltage Δ Vp carry out voltage compensation be compensated after kick-back voltage Δ Vp
mend; Liquid crystal voltage produces circuit and produces liquid crystal voltage; Kick-back voltage Δ Vp after compensation
mendand liquid crystal voltage after conversion circuit device again by reference to voltage and the suitable contrast voltage of addition/subtraction circuit counting.The present invention is by the back coupling collocation external circuit of the inactive pixels unit in liquid crystal panel assembly, feedback voltage is calculated, make the kick-back voltage after compensating consistent with the voltage in normal pixel region through recalcitrating (Feedthrough) voltage compensating circuit again, make voltage more accurate, promote image quality.
Description
Technical field
The present invention relates to a kind of voltage adjusting method of liquid crystal display.
Background technology
Figure 1 shows that the drives schematic diagram of available liquid crystal display, liquid crystal display comprises: liquid crystal panel assembly (PANEL) 10, be connected to data driver (Data Drive IC) 20 and the gate drivers (Scan Drive IC) 30 of liquid crystal panel assembly 10, be connected to the gray voltage generator (GammaVoltage Generator) 40 of data driver 20, for the time schedule controller (TCON) 50 of control gate driver 30 and data driver 20, and provide the DC-DC power supply (DC/DC) 60 of power supply for liquid crystal display.The liquid crystal that liquid crystal panel assembly 10 comprises mutually corresponding lower display panel and upper display panel and is folded between display panel and lower display panel.
Assuming that liquid crystal display horizontal direction has m bar sweep trace, vertical direction has n bar data line, is combined into the liquid crystal display of a n*m pixel, and sweep trace and data line intersect and limit multiple film crystal pipe unit PX.Multiple film crystal pipe unit PX is matrix arrangement, film crystal pipe unit PX is connected with display signal line, display signal line is disposed on lower display panel, and comprises transmission multi-strip scanning line G0 to the Gm of signal and a plurality of data lines S1 to the Sn of transmission of data signals.Sweep trace G0 to Gm extends in the horizontal direction and is parallel to each other, and data line S1 to Sn extends in vertical direction and is parallel to each other.
Each pixel PX comprises switchgear, liquid crystal capacitance and memory capacitance, switchgear comprises the grid (Gate) formed together with sweep trace, the source electrode (Source) be connected with data line and the drain electrode (Drain) be connected with pixel electrode, and memory capacitance is connected to switchgear abreast.
Gate drivers 30 is connected to sweep trace G0 to Gm, and the signal that the gate-on voltage Von applied by external circuit and grid cut-off voltage Voff forms is applied to sweep trace G0 to Gm.Data driver 400 is positioned at the side of liquid crystal panel assembly 10, and is connected to all gate lines G 0 to Gm line.
Gray voltage generator 40 generates the grayscale voltage relevant to the transparency of pixel PX, and grayscale voltage is provided to each pixel PX, and grayscale voltage comprises positive polarity voltage relative to common electric voltage Vcom and reverse voltage.
Data driver 20 is connected to data line S1 to the Sn of liquid crystal panel assembly 10, and the gray-scale voltage produced by grayscale voltage generator 800 is applied to pixel PX as data voltage.
Time schedule controller 50 control gate driver 30 and data driver 20, time schedule controller 50 receives received image signal (R, G, B) and input control signal, with the display of control inputs picture signal, such as, signal DE can be made from vertical synchronizing signal Vsync, the horizontal-drive signal Hsync of external graphics controller (not shown), clock control signal DCLK and data.Time schedule controller 50 is according to the operating conditions of liquid crystal panel assembly 10, suitably process received image signal and input control signal, produce grid control signal CONT1 and data controlling signal CONT2, grid control signal CONT1 is sent to gate drivers 30, and the picture signal DAT of data controlling signal CONT2 and process is sent to data driver 20.
Grid control signal CONT1 comprises scanning initialize signal STV and when exports gate-on voltage Von with initialization scan and at least one clock signal with control.Grid control signal CONT1 can also comprise output enable signal OE to define the duration (duration) of gate-on signal Von.
Data controlling signal CONT2 comprises beginning that horizontal-drive signal STH transmits for the data of one group of pixel with notification data driver 20, be loaded into signal LOAD is applied to S1 to Sn and data clock signal HCLK with designation data driver 20 by data voltage.Data controlling signal CONT2 can also comprise reverse signal RSV with the polarity relative to common electric voltage Vcom reversal data voltage.
Liquid crystal display described by Fig. 1, by received image signal (R, G, B) and input timing control signal, with the display of control inputs picture signal.
As shown in Figure 2, under the structure of available liquid crystal display, always there is inactive pixels (Dummy pixel) 11 in liquid crystal panel assembly (PANEL) 10, gray voltage generator 40 produces voltage V1 ~ Vn by electric resistance partial pressure and operational amplifier OP, inactive pixels unit (Dummypixel) 11 in liquid crystal panel assembly (PANEL) 10 is not used to do computing, and how making the electric capacity of the pixel of inactive pixels unit and normal region not there are differences is the problem needing to solve.
Summary of the invention
The object of the present invention is to provide a kind of voltage adjusting method making the liquid crystal display that the inactive pixels in liquid crystal panel assembly is consistent with the voltage of the pixel of normal region, make the voltage in liquid crystal panel assembly more accurate, promote the picture quality of liquid crystal display.
The invention provides a kind of voltage adjusting method of liquid crystal display, liquid crystal display comprises: liquid crystal panel assembly, the data driver being connected to liquid crystal panel assembly and gate drivers, be connected to data driver gray voltage generator, for the time schedule controller of control gate driver and data driver and provide the DC-DC power supply of power supply for liquid crystal display, liquid crystal panel assembly has normal pixel unit and inactive pixels unit, as follows to the voltage adjusting method of inactive pixels unit:
Inactive pixels unit is connected to gray voltage generator by cabling;
Inactive pixels unit produces circuit through kick-back voltage and produces kick-back voltage Δ Vp;
Kick-back voltage compensating circuit kick-back voltage is produced circuit produce kick-back voltage Δ Vp carry out voltage compensation be compensated after kick-back voltage Δ Vp
mend;
Liquid crystal voltage produces circuit and produces liquid crystal voltage;
Kick-back voltage Δ Vp after compensation
mendand liquid crystal voltage after conversion circuit device again by reference to voltage and the suitable contrast voltage of addition/subtraction circuit counting.
The present invention is by the back coupling collocation external circuit of the inactive pixels unit in liquid crystal panel assembly, feedback voltage is calculated, make the kick-back voltage after compensating consistent with the voltage in normal pixel region through recalcitrating (Feedthrough) voltage compensating circuit again, make voltage more accurate, promote image quality.
Accompanying drawing explanation
Fig. 1 is the drives schematic diagram of available liquid crystal display;
Fig. 2 be available liquid crystal display liquid crystal panel assembly on there is the schematic diagram of inactive pixels;
Fig. 3 is the compensating circuit schematic diagram of liquid crystal display of the present invention;
Fig. 4 is the square circuit diagram of compensating circuit described in Fig. 3;
Fig. 5 is for recalcitrating the schematic diagram of the sample circuit of (Feedthrough) voltage generation circuit;
Fig. 6 is the schematic diagram of one of subtraction circuit figure;
Fig. 7 is the schematic diagram of subtraction circuit figure bis-;
The sequential control figure that Fig. 8 is the sample circuit shown in Fig. 5;
Fig. 9 is the schematic diagram of the characteristic of liquid crystal panel assembly;
Figure 10 and Figure 11 is the schematic diagram of the compensating circuit of liquid crystal panel assembly;
Figure 12 is the schematic diagram of the characteristic of liquid crystal panel assembly;
Figure 13 to Figure 15 is the schematic diagram of the compensating circuit of liquid crystal panel assembly;
Figure 16 is the V-T curve map of the circuit diagram that liquid crystal voltage produces.
Embodiment
Below in conjunction with the drawings and specific embodiments, illustrate the present invention further, these embodiments should be understood only be not used in for illustration of the present invention and limit the scope of the invention, after having read the present invention, the amendment of those skilled in the art to the various equivalent form of value of the present invention has all fallen within the application's claims limited range.
The present invention discloses a kind of voltage adjusting method and compensating circuit of liquid crystal display, as shown in Figure 3, liquid crystal display comprises: liquid crystal panel assembly (PANEL) 10, the data driver (DataDrive IC) 20 of liquid crystal panel assembly 10 and gate drivers (Scan Drive IC) 30, be connected to the gray voltage generator (Gamma Voltage Generator) 40 of data driver 20, for the time schedule controller (TCON) 50 of control gate driver 30 and data driver 20, and provide the DC-DC power supply (DC/DC) 60 of power supply for liquid crystal display.The liquid crystal that liquid crystal panel assembly 10 comprises mutually corresponding lower display panel and upper display panel and is folded between display panel and lower display panel.
Always there is inactive pixels unit (Dummy pixel) 11 in liquid crystal panel assembly (PANEL) 10, the present invention produces kick-back voltage by recalcitrating (Feedthough) voltage generation circuit 41, recalcitrate (Feedthrough) voltage compensating circuit 48 and together the kick-back voltage recalcitrating the generation of (Feedthough) voltage generation circuit 41 will be carried out voltage compensation, namely by cabling, inactive pixels unit 11 is connected to gray voltage generator 40, make inactive pixels unit consistent with the pixel of normal region, by the back coupling of inactive pixels unit 11 is connected on gray voltage generator 40, contrast voltage (V1 ~ Vn) is produced after suitable computing, in the process that inactive pixels 11 is feedback, time schedule controller (TCON) 50 and gray voltage generator 40 need to make corresponding amendment.
Owing to voltage must be drawn by cabling inactive pixels, so the equivalent capacity of the pixel of inactive pixels and normal region has little bit different, therefore by recalcitrating (Feedthrough) voltage Δ Vp acquired by inactive pixels, need mend and just there is no error with (Feedthrough) voltage that recalcitrates on normal region by kick-back voltage Δ Vp after recalcitrating the compensation that (Feedthrough) voltage compensating circuit 48 obtains, after over-compensation to recalcitrate (Feedthrough) voltage will be more accurate.
Described (Feedthrough) voltage compensating circuit 48 that recalcitrates is arranged in data driver (Data DriveIC) 20, certainly according to the needs of panel designs, this recalcitrates (Feedthrough), and voltage compensating circuit 48 also can be arranged separately.
The present invention by recalcitrate (Feedthough) voltage generation circuit 41 with recalcitrate together with (Feedthrough) voltage compensating circuit 48 as described below by recalcitrating (Feedthrough) voltage compensating method: produce feedback signal from inactive pixels (Dummy Pixel) unit 11 liquid crystal panel (Panel) 10 and deliver to and recalcitrate (Feedthough) voltage generation circuit 41, recalcitrate (Feedthough) voltage generation circuit 41 and produce kick-back voltage Δ Vp, recalcitrate (Feedthrough) voltage compensating circuit 48 by recalcitrate (Feedthough) voltage generation circuit 41 produce kick-back voltage Δ Vp carry out voltage compensation be compensated after kick-back voltage Δ Vp
mend, the kick-back voltage Δ Vp after over-compensation
menddeposit in digital storage circuit 44 after being converted to digital format by first kind ratio/digital conversion circuit 43, liquid crystal voltage also deposits in digital storage circuit 44 after producing, after circuit 42 produces liquid crystal voltage Vlc, Vlc being also converted to digital format by first kind ratio/digital conversion circuit 43 simultaneously simultaneously.When producing contrast voltage, then numerical data is converted to voltage by the second numeral/analogy change-over circuit 45, collocation VCOM reference voltage 47, then produces required contrast voltage (V1 ~ Vn) by addition/subtraction circuit 46.
Kick-back voltage Δ Vp after compensation
mendand liquid crystal voltage Vlc deposits in digital storage circuit 44 after first kind ratio/digital conversion circuit 43, to guarantee the stability of voltage; Again during computing by compensate after kick-back voltage Δ Vp
mendand liquid crystal voltage Vlc calculates most suitable contrast voltage (V1 ~ Vn) through the second numeral/analogy change-over circuit 45 and addition/subtraction circuit 46.
Wherein, first kind ratio/digital conversion circuit 43 acts on all identical with function with the second numeral/analogy change-over circuit 45, be all voltage transitions be digital format, and kick-back voltage produce circuit 41, liquid crystal voltage produces circuit 42, first kind ratio/digital conversion circuit 43, digital storage circuit 44, the second numeral/analogy change-over circuit 45, addition/subtraction circuit 46 and VCOM reference voltage 47 and is all positioned at gray voltage generator 40.
If without recalcitrating (Feedthrough) voltage compensating circuit 48, then the kick-back voltage value of each contrast accurately cannot be obtained; And due to contrast voltage be fixed value, once decision just cannot change easily, therefore needs compensated before obtaining contrast magnitude of voltage; During the variation of panel process conditions, contrast voltage just must be readjusted, therefore needs to compensate by recalcitrating (Feedthrough) voltage compensating circuit 48 pairs of kick-back voltage; Contrast adjustment process is loaded down with trivial details, requires great effort consuming time, if compensated in advance by recalcitrating (Feedthrough) voltage compensating circuit 48, then simplifies procedures.
The process producing kick-back voltage for recalcitrating (Feedthrough) voltage generation circuit 41 shown in following Fig. 5 to Fig. 8.
Figure 5 shows that the schematic diagram of the sample circuit recalcitrating (Feedthrough) voltage generation circuit 41, assuming that sample circuit comprises sweep trace G0 and G1, data line S1 and S2, intersected four pixel cells and four operational amplifiers (first to fourth operational amplifier OP1, OP2, OP3, OP4) that limit by sweep trace G0, G1 and data line S1, S2.Suppose that again described four pixel cells are respectively: the first inactive pixels unit 111, second inactive pixels unit 112, first normal pixel unit 101, second normal pixel unit 102, wherein, first inactive pixels 111 and the first normal pixel unit 101 are positive polarity pixel cell, and the second inactive pixels 112 and the second normal pixel unit 102 are negative polarity pixel cell.Positive polarity pixel cell and second, the first operational amplifier OP2 and OP1 are connected, and the first operational amplifier OP1 and the second operational amplifier OP2 is in being set up in parallel, and such first operational amplifier OP1 is identical with the voltage that the second operational amplifier OP2 exports; And connecting the first interrupteur SW 1 and electric capacity C1 in the first operational amplifier OP1, this first interrupteur SW 1 controls the break-make of the first operational amplifier OP1; Negative polarity pixel cell and the 4th, the 3rd operational amplifier OP4 and OP3 are connected, and the 3rd operational amplifier OP3 and four-operational amplifier OP4 is in being set up in parallel, and such 3rd operational amplifier OP3 is identical with the voltage that four-operational amplifier OP4 exports; And the 3rd operational amplifier OP3 connects the break-make that second switch SW2 and electric capacity C2, this second switch SW2 control the 3rd operational amplifier OP3.
Include a TFT and three electric capacity (Cgd, Clc, Cs) in each pixel cell, the source electrode (Source) 71 of TFT is connected with data line S1 and S2, and the grid (Gate) 72 of TFT is connected with sweep trace G0 and G1.The drain electrode (Drain) 73 of TFT is connected with pixel electrode, and electric capacity Cls and Cs is all located at the drain electrode (Drain) of TFT between 73 and VCOM, and electric capacity Cgd is located between the drain electrode (Drain) 73 of sweep trace G0 and G1 and TFT.
Assuming that the high-potential voltage of sweep trace G0 and G1 is Vgh, the low-potential voltage of sweep trace G0 and G1 is Vgl, and the step originally recalcitrating the sample circuit generation kick-back voltage of (Feedthrough) voltage generation circuit 41 is as follows:
The first step: when the voltage of sweep trace G0 rises to noble potential Vgh by electronegative potential Vgl, TFT opens, first, second interrupteur SW 1, SW2 are closed, now data line S1 and S2 charges to the liquid crystal in the first inactive pixels unit 111 and the second inactive pixels unit 112 respectively, and drain electrode (Drain) 73 end output voltage Vd1, Vd2 of TFT export corresponding electric capacity C1 and C2 to via the first, the 3rd operational amplifier OP1, OP3 respectively.
Second step: then first, second interrupteur SW 1, SW2 are dropped to the front opening of electronegative potential Vgl by noble potential Vgh at the voltage of sweep trace G0, and drain electrode (Drain) 73 end output voltage Vd1 and Vd2 of TFT is held in electric capacity C1 and C2 respectively.
3rd step: when the voltage of sweep trace G0 drops to electronegative potential Vgl by noble potential Vgh, TFT closes, not go out principle based on electric charge, drain electrode (Drain) 73 terminal voltage of the first inactive pixels unit 111 and the second inactive pixels unit 112 can experience voltage drop Δ Vp1 and the Δ Vp2 of a negative sense respectively, now obtain voltage (Vd1-Δ Vp1) by the second operational amplifier OP2, obtain voltage (Vd2-Δ Vp2) by four-operational amplifier OP4.
4th step: the output voltage Vd1 obtained from the first inactive pixels unit 111 and the second operational amplifier OP2 is obtained voltage (Vd1-Δ Vp1) and subtract each other and can obtain kick-back voltage Δ Vp1, namely obtain kick-back voltage by subtraction circuit as shown in Figure 6; In like manner, the output voltage Vd2 obtained from the second inactive pixels unit 112 and four-operational amplifier OP4 is obtained voltage (Vd2-Δ Vp2) and subtract each other and can obtain kick-back voltage Δ Vp2, namely obtain kick-back voltage by subtraction circuit as shown in Figure 7.
Because the first inactive pixels unit 111 and the second inactive pixels unit 112 are opposite polarity, so the kick-back voltage Δ Vp1 obtained and kick-back voltage Δ Vp2 represents the kick-back voltage Δ Vp value under the liquid crystal voltage of positive and negative polarity respectively, if Δ Vp1=Δ Vp2, the representative positive negative balance of liquid crystal voltage now, voltage is now the Δ Vp value of actual panel.
Figure 8 shows that the time diagram of first, second interrupteur SW 1, SW2, within the T1 time, SW1andSW2 closes, and within the T2 time, SW1 and SW2 opens.
Shown in following Fig. 9 to Figure 15 for recalcitrate (Feedthrough) voltage compensating circuit 48 compensate produce compensate after kick-back voltage Δ Vp
mendprocess.
The function recalcitrating (Feedthrough) voltage compensating circuit 48 does not just compensate merely, also can be different according to the characteristic of zones of different from left to right in liquid crystal panel assembly 10, has different compensation ways (as Fig. 9).If the characteristic of liquid crystal panel assembly 10 (left-to-right) linearly, then use linear compensation way, if the characteristic exhibits non-linearity of liquid crystal panel assembly 10 (left-to-right), then use compensation of nonlinearity mode, what the difference that can solve like this because of equivalent capacity caused recalcitrates (Feedthrough) voltage error, can compensate for each region characteristic difference of panel again simultaneously, make that sampled to recalcitrate (Feedthrough) voltage more accurate, promote display image quality.
If the characteristic of liquid crystal panel assembly 10 (left-to-right) linearly, linear compensation way divides into following three kinds, one left-to-rightly adopts fixed value compensation (y=a, as shown in a of Fig. 9), one increases progressively compensation (y=ax+b for left-to-right asymptotic expression of adopting, as shown in the b of Fig. 9), a kind of to successively decrease compensation (y=ax+b, as shown in the c of Fig. 9) for left-to-right asymptotic expression of adopting.
If the characteristic exhibits non-linearity of liquid crystal panel assembly 10 (left-to-right), distinguish following three kinds in Non-Linear Compensating type, one is that left-to-right Throwing thing line of adopting compensates (y=ax
c+ b, as shown in the e of Fig. 9), a kind of compensate (as shown in the f of Fig. 9) for left-to-right exploiting field block incremental manner, one to be successively decreased compensation (as shown in the g of Fig. 9) for left-to-right exploiting field block.
Although describe six kinds of compensation ways above, beyond these six kinds of modes, if principle, concept identical also belong to protection category of the present invention.
For example, suppose a left side for liquid crystal panel assembly 10, there is a kick-back voltage sample circuit respectively in right both sides, so just can obtain a left side respectively, the kick-back voltage of right both sides pixel, suppose that on the left of liquid crystal panel assembly 10, kick-back voltage is called that Δ Vp_ is left, on the right side of liquid crystal panel assembly 10, kick-back voltage is called that Δ Vp_ is right, assuming that the characteristic of liquid crystal panel assembly 10 (left-to-right) linearly (as shown in the a-c of Fig. 9), and liquid crystal panel assembly about 10 compensates definite value is respectively assumed to be definite value Va, kick-back voltage after compensating on the left of liquid crystal panel assembly 10 after then compensating is a Δ Vp_ left side+Va, and compensate after liquid crystal panel assembly 10 on the right side of compensate after kick-back voltage be the Δ Vp_ right side+Va, compensation method and circuit adding circuit as shown in Figure 10 on the left of liquid crystal panel assembly 10, compensation method and circuit adding circuit as shown in figure 11 on the right side of liquid crystal panel assembly 10, the left and right sides compensate after kick-back voltage be called Δ Vp respectively
mend_ left and Δ Vp
mend_ right, i.e. Δ Vp
mend_ left side=Δ Vp_ left side+Va, Δ Vp
mend_ the right side=Δ Vp_ the right side+Va.
According to the actual characteristic of liquid crystal panel assembly 10, Va can be arbitrary value.
Suppose that gate drivers (Scan Drive IC) 30 is positioned on the left of liquid crystal panel assembly 10, then liquid crystal panel assembly 10 is distributed by parabolic shape as shown in figure 14 by left-to-right kick-back voltage Δ Vp, by left-to-right Δ Vp in distributing to little trend greatly, the left and right definite value of said method can not be adopted to compensate for the shape shown in Figure 12.Also can carry out multiple spot and the compensation of different voltage for panel by left-to-right, the sampling spot quantity of compensation depends on the needs.
For example, if liquid crystal panel assembly 10 needs to carry out a left side, in, right 3 compensation, namely liquid crystal panel assembly 10 is left, in, there is a kick-back voltage sample circuit respectively in right three sides, then can obtain a left side respectively, in, the kick-back voltage of right pixel, suppose that on the left of liquid crystal panel assembly 10, kick-back voltage is called that Δ Vp_ is left, kick-back voltage in the middle of liquid crystal panel assembly 10 is called in Δ Vp_, on the right side of liquid crystal panel assembly 10, kick-back voltage is called that Δ Vp_ is right, and liquid crystal panel assembly 10 by left-to-right kick-back voltage Δ Vp as shown in figure 14, in Δ Vp_ left > Δ Vp_, > Δ Vp_ is right, then can use non-definite value by left-to-right kick-back voltage compensation method, non-linear method has come, bucking voltage on the left of supposing is Va, middle bucking voltage is Vb, the bucking voltage on right side is Vc, and Va<Vb<Vc, kick-back voltage Δ Vp then after the compensation of left side
mend_ left side=Δ Vp_ left side+Va, the kick-back voltage Δ Vp after middle compensation
mend_ in=Δ Vp_ in+Vb, right side compensate after kick-back voltage Δ Vp
mend_ the right side=Δ Vp_ the right side+Vc, compensation method and circuit adding circuit as shown in fig. 13 that on the left of liquid crystal panel assembly 10, the middle compensation method of liquid crystal panel assembly 10 and circuit adding circuit as shown in figure 14, compensation method and circuit adding circuit as shown in figure 15 on the right side of liquid crystal panel assembly 10, can make Δ Vp after compensating by this way
mend_ left side=Δ Vp
mend_ in=Δ Vp
mend_ right, and liquid crystal panel assembly 10 will be more even.
Figure 16 shows that the V-T curve map of the circuit diagram producing liquid crystal voltage shown in Fig. 4, step is as follows:
The first step: set desirable tone curve target (such as: Gamma curve=2.2), tone curve target is not only defined in 2.2, according to the requirement of deviser, can be set to any curve.
Second step: desirable tone curve transverse axis is contrast (0 ~ 255), and the longitudinal axis is transmitance (T), and curve can obtain the transmitance corresponding to each contrast thus.
Liquid crystal voltage-transmitance (Vlc-T) curve, transverse axis is liquid crystal voltage (Vlc), the longitudinal axis is transmitance (T), curve can for contrast (0 rank, 4 rank, 64 rank, 128 rank, 192 rank, 252 rank, 255 rank) thus, liquid crystal voltage (Vlc) is obtained via transmitance (T) correspondence, if for 14 groups of contrast voltages, liquid crystal voltage will be defined as Vlc1 ~ Vlc7.
By above-mentioned steps, for contrast (0 rank, 4 rank, 64 rank, 128 rank, 192 rank, 252 rank, 255 rank), 7 groups can be obtained corresponding to the kick-back voltage Δ Vp after the compensation of contrast
mendvalue (is defined as Δ Vp
mend0, Δ Vp
mend4, Δ Vp
mend64, Δ Vp
mend128, Δ Vp
mend192, Δ Vp
mend252, Δ Vp
mend255).Be only citing herein, described contrast can be (0 ~ 255) arbitrary order.
For contrast (0 rank, 4 rank, 64 rank, 128 rank, 192 rank, 252 rank, 255 rank), the kick-back voltage Δ Vp after corresponding compensation can be obtained respectively
mend(Δ Vp
mend0, Δ Vp
mend4, Δ Vp
mend64, Δ Vp
mend128, Δ Vp
mend192, Δ Vp
mend252, Δ Vp
mend255) and liquid crystal voltage (Vlc1 ~ Vlc7), via first kind ratio/digital conversion circuit 43, analog voltage can be converted to digital format and deposit in arbitrary digital storage circuit 44 (routine EEPROM storage circuit).From then on follow-up wanting can pass through the second numeral/analogy change-over circuit 45 by voltage transitions out by storage circuit during computing, then produce necessary contrast voltage (V1 ~ Vn, herein n=14) via VCOM reference voltage 47, addition and subtraction circuit 46.After addition/subtraction circuit 46, can the following contrast voltage of contented generation, reach the object of automatic contrast adjustment, the computing formula of contrast voltage is as follows:
Contrast voltage (just)=VCOM+Vlc+ △ Vp
mend
Contrast voltage (bearing)=VCOM-Vlc+ △ Vp
mend
The result of calculation of contrast voltage is as table one:
Table one: the result of calculation of contrast voltage
Obtain the kick-back voltage Δ Vp value of specific contrast (such as: 0 rank, 4 rank, 64 rank, 128 rank, 192 rank, 252 rank, 255 rank), time schedule controller (TCON) 50 shown in Fig. 3 must be revised, and the sample circuit of Fig. 5 to Fig. 7 and subtraction circuit must have seven groups (as shown in Figure 9), by time schedule controller (TCON) 50 data of specific contrast (0 rank, 4 rank, 64 rank, 128 rank, 192 rank, 252 rank, 255 rank) are sent to the specific pixel on inactive pixels unit, this specific pixel is the pixel possessing sample circuit.
The present invention is by recalcitrating the compensation method of (Feedthrough) voltage, and what can solve the pixel of inactive pixels and normal region recalcitrates (Feedthrough) voltage error, booster tension accuracy.
Claims (10)
1. the voltage adjusting method of a liquid crystal display, liquid crystal display comprises: liquid crystal panel assembly, the data driver being connected to liquid crystal panel assembly and gate drivers, be connected to data driver gray voltage generator, for the time schedule controller of control gate driver and data driver and provide the DC-DC power supply of power supply for liquid crystal display, liquid crystal panel assembly has normal pixel unit and inactive pixels unit, it is characterized in that: as follows to the voltage adjusting method of inactive pixels unit:
Inactive pixels unit is connected to gray voltage generator by cabling;
Inactive pixels unit produces circuit through kick-back voltage and produces kick-back voltage Δ Vp;
Kick-back voltage compensating circuit kick-back voltage is produced circuit produce kick-back voltage Δ Vp carry out voltage compensation be compensated after kick-back voltage Δ Vp
mend;
Liquid crystal voltage produces circuit and produces liquid crystal voltage;
Kick-back voltage Δ Vp after compensation
mendand liquid crystal voltage after conversion circuit device again by reference to voltage and the suitable contrast voltage of addition/subtraction circuit counting.
2. the voltage adjusting method of liquid crystal display according to claim 1, it is characterized in that: when liquid crystal panel assembly kick-back voltage Δ Vp from left to right linearly time, on the left of liquid crystal panel assembly, kick-back voltage is called that Δ Vp_ is left, on the right side of liquid crystal panel assembly, kick-back voltage is called that Δ Vp_ is right, compensating definite value about liquid crystal panel assembly is respectively definite value Va, kick-back voltage after compensating on the left of liquid crystal panel assembly is a Δ Vp_ left side+Va, kick-back voltage after compensating on the right side of liquid crystal panel assembly is the Δ Vp_ right side+Va, and a Δ Vp_ left side+Va=Δ Vp_ right side+Va.
3. the voltage adjusting method of liquid crystal display according to claim 1, it is characterized in that: when liquid crystal panel assembly is by left-to-right kick-back voltage Δ Vp parabolically shape distribution, on the left of liquid crystal panel assembly, kick-back voltage is called that Δ Vp_ is left, kick-back voltage in the middle of liquid crystal panel assembly is called in Δ Vp_, on the right side of liquid crystal panel assembly, kick-back voltage is called that Δ Vp_ is right, and in Δ Vp_ left > Δ Vp_, > Δ Vp_ is right; The bucking voltage in left side is Va, and middle bucking voltage is Vb, and the bucking voltage on right side is Vc, and Va<Vb<Vc, the kick-back voltage Δ Vp after left side compensates
mend_ left side=Δ Vp_ left side+Va, the kick-back voltage Δ Vp after middle compensation
mend_ in=Δ Vp_ in+Vb, right side compensate after kick-back voltage Δ Vp
mend_ the right side=Δ Vp_ the right side+Vc, and Δ Vp
mend_ left side=Δ Vp
mend_ in=Δ Vp
mend_ right.
4., according to the voltage adjusting method of the arbitrary described liquid crystal display of claims 1 to 3, it is characterized in that: kick-back voltage compensating circuit is arranged in data driver.
5. the voltage adjusting method of liquid crystal display according to claim 1, it is characterized in that: described kick-back voltage produces in circuit and is provided with sample circuit, sample circuit comprises the sweep trace of some intersections and data line, intersected the some pixel cells and some operational amplifiers that limit by sweep trace and data line, a pair opposite polarity inactive pixels unit and normal pixel unit is at least provided with in pixel cell, each inactive pixels unit all connects operational amplifier one in being set up in parallel and operational amplifier two, and wherein operational amplifier one is connected with switch and electric capacity; Include a TFT in each pixel cell, the drain electrode of TFT is connected with the operational amplifier one be set up in parallel and operational amplifier two, and the step that this kick-back voltage produces the sample circuit generation kick-back voltage of circuit is as follows:
The first step: when the voltage of sweep trace rises to noble potential by electronegative potential, TFT opens, the switch of operational amplifier one closes, now data line is to the liquid crystal charging in inactive pixels unit, and the drain electrode end output voltage of TFT exports the electric capacity of corresponding operational amplifier one to through corresponding operational amplifier one;
Second step: then the switch of operational amplifier one is dropped to the front opening of electronegative potential by noble potential at the voltage of sweep trace, and drain electrode end output voltage Vd is held in the electric capacity of operational amplifier one;
3rd step: when the voltage of sweep trace drops to electronegative potential by noble potential, TFT closes, and the drain terminal voltage of inactive pixels unit can experience the voltage drop Δ Vp of a negative sense, obtains voltage Vd-Δ Vp by operational amplifier two;
4th step: the drain electrode end output voltage Vd obtained from inactive pixels unit and operational amplifier two are obtained voltage and can obtain kick-back voltage Δ Vp by subtraction circuit.
6. the voltage adjusting method of liquid crystal display according to claim 5, it is characterized in that: in each pixel cell, also comprise three electric capacity Cgd, Clc, Cs, electric capacity Cls and Cs is all located between the drain electrode of TFT and VCOM, and electric capacity Cgd is located between sweep trace and the drain electrode of TFT.
7. the voltage adjusting method of liquid crystal display according to claim 1, is characterized in that: the step producing the circuit diagram of liquid crystal voltage is as follows:
Set desirable tone curve target, desirable tone curve transverse axis is contrast, and the longitudinal axis is transmitance;
By liquid crystal voltage-transmittance curve, transverse axis is liquid crystal voltage, and the longitudinal axis is transmitance, and desirable tone curve, for n contrast, obtains liquid crystal voltage via transmitance correspondence, and liquid crystal voltage will be defined as Vlc1 ~ Vlc n;
Obtain n group for n contrast and correspond to the kick-back voltage Δ Vp after the compensation of contrast
mendvalue and liquid crystal voltage Vlc1 ~ Vlcn, again by reference to voltage VCOM and the suitable contrast voltage of addition/subtraction circuit counting after conversion circuit device, the computing formula of contrast voltage is as follows, and wherein, Vlc is liquid crystal voltage:
Contrast voltage
just=VCOM+Vlc+ △ Vp
mend
Contrast voltage
negative=VCOM-Vlc+ △ Vp
mend.
8. the voltage adjusting method of liquid crystal display according to claim 7, it is characterized in that: described contrast n is at least 7, be respectively: 0 rank, 4 rank, 64 rank, 128 rank, 192 rank, 252 rank, 255 rank, these 7 groups are respectively corresponding to the kick-back voltage after the compensation of contrast: Δ Vp
mend0, Δ Vp
mend4, Δ Vp
mend64, Δ Vp
mend128, Δ Vp
mend192, Δ Vp
mend252, Δ Vp
mend255.
9. the voltage adjusting method of the liquid crystal display according to claim 1 or 7, it is characterized in that: conversion circuit device comprises first kind ratio/digital conversion circuit, digital storage circuit, and the second numeral/analogy change-over circuit, panel inactive pixels feedback signal mode is: kick-back voltage deposits in digital storage circuit after being converted to digital format by first kind ratio/digital conversion circuit, liquid crystal voltage also deposits in digital storage circuit after producing, after circuit produces liquid crystal voltage, liquid crystal voltage being also converted to digital format by first kind ratio/digital conversion circuit simultaneously simultaneously, when producing contrast voltage, again numerical data is converted to voltage by the second numeral/analogy change-over circuit, collocation VCOM reference voltage, contrast voltage needed for being produced by addition/subtraction circuit again.
10. the voltage adjusting method of liquid crystal display according to claim 9, is characterized in that: kick-back voltage produces circuit, liquid crystal voltage produces circuit, first kind ratio/digital conversion circuit, digital storage circuit, the second numeral/analogy change-over circuit, addition/subtraction circuit and VCOM reference voltage and is all positioned at gray voltage generator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310032491.3A CN103106883B (en) | 2013-01-28 | 2013-01-28 | The voltage adjusting method of liquid crystal display |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310032491.3A CN103106883B (en) | 2013-01-28 | 2013-01-28 | The voltage adjusting method of liquid crystal display |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103106883A CN103106883A (en) | 2013-05-15 |
| CN103106883B true CN103106883B (en) | 2015-08-19 |
Family
ID=48314686
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310032491.3A Active CN103106883B (en) | 2013-01-28 | 2013-01-28 | The voltage adjusting method of liquid crystal display |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103106883B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103474016B (en) * | 2013-09-11 | 2016-06-22 | 青岛海信电器股份有限公司 | Subregion drives processing method, processes device and display |
| US11054849B2 (en) | 2019-07-12 | 2021-07-06 | Himax Technologies Limited | Source driver and output buffer thereof |
| TWI741326B (en) * | 2019-07-26 | 2021-10-01 | 奇景光電股份有限公司 | Source driver and output buffer thereof |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB0402046D0 (en) * | 2004-01-29 | 2004-03-03 | Koninkl Philips Electronics Nv | Active matrix display device |
| JP2005347793A (en) * | 2004-05-31 | 2005-12-15 | Matsushita Electric Ind Co Ltd | Imaging apparatus |
| KR101361621B1 (en) * | 2007-02-15 | 2014-02-11 | 삼성디스플레이 주식회사 | Display device and method for driving the same |
| JP2009212618A (en) * | 2008-02-29 | 2009-09-17 | Fujifilm Corp | Image detector |
-
2013
- 2013-01-28 CN CN201310032491.3A patent/CN103106883B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN103106883A (en) | 2013-05-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102855856B (en) | A kind of driving method and liquid crystal display thereof eliminating liquid crystal display Mura | |
| CN101211545B (en) | Liquid crystal display apparatus and driving method thereof | |
| CN100478750C (en) | Apparatus and method for driving a liquid crystal display | |
| CN101587700B (en) | Liquid crystal display and method for driving same | |
| CN101630492B (en) | Liquid crystal display device and method of driving the same | |
| CN101963724A (en) | Liquid crystal display driving device | |
| CN104036742B (en) | Gamma reference voltage generation circuit, V-T curve method of testing and display device | |
| KR101409514B1 (en) | Liquid Crystal Display And Method Of Dirving The Same | |
| CN107452354B (en) | Gray scale control circuit, display driving circuit and display device | |
| CN103794187A (en) | Gamma reference voltage generation device and displayer | |
| CN101320179B (en) | LCD device | |
| CN105825825A (en) | Driver, electro-optical apparatus, and electronic device | |
| CN202601142U (en) | Display drive circuit and display apparatus | |
| US20090174372A1 (en) | Analog Output Circuit, Data Signal Line Driving Circuit, Display, and Potential Writing Method | |
| CN102930816B (en) | Adjusting device and display device and adjusting method of data voltage | |
| CN103106883B (en) | The voltage adjusting method of liquid crystal display | |
| CN101377914A (en) | Display apparatus and display method | |
| CN101952876A (en) | Display device and drive method for the same | |
| KR20200017608A (en) | Display device and method of driving the same | |
| KR20080001955A (en) | Apparatus and method for driving lcd | |
| CN102789766B (en) | Automatic contrast adjusting circuit | |
| CN101281330B (en) | LCD and display panel thereof | |
| CN109979406A (en) | Driving circuit, display device and voltage compensation method | |
| CN102930844B (en) | The control method of display device and data voltage | |
| KR101274700B1 (en) | LCD and drive method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |