CN103077102A - Computer starting detection system - Google Patents
Computer starting detection system Download PDFInfo
- Publication number
- CN103077102A CN103077102A CN2011103272786A CN201110327278A CN103077102A CN 103077102 A CN103077102 A CN 103077102A CN 2011103272786 A CN2011103272786 A CN 2011103272786A CN 201110327278 A CN201110327278 A CN 201110327278A CN 103077102 A CN103077102 A CN 103077102A
- Authority
- CN
- China
- Prior art keywords
- bus
- management controller
- baseboard management
- instruction
- internal memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Stored Programmes (AREA)
- Debugging And Monitoring (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
A computer starting detection system comprises a memory, a baseboard management controller and a basic input/output system, wherein the memory comprises a temperature sensor for detecting the memory temperature and a serial presence detect (SPD) for storing the memory allocation information, the basic input/output system is connected with the baseboard management controller through a low pin count (LPC) bus, and the baseboard management controller is connected with the SPD and the temperature sensor through an inter-integrated circuit (I2C) bus; the output of the basic input/output system encapsulates a command for supporting an LPC protocol and accessing a baseboard management controller protocol and transmitting the encapsulated command to the baseboard management controller through the LPC bus; and the baseboard management controller receives and encapsulates the command, so that the command can be transmitted to the SPD through the I2C bus to obtain the memory allocation information. By utilizing the computer starting detection system, the computer stability can be improved.
Description
Technical field
The present invention relates to a kind of computer booting detecting system.
Background technology
Existing computer booting all need pass through Basic Input or Output System (BIOS) (Basic Input/Output System, BIOS) and just internally deposit into capable initial work after detecting the configuration information of internal memory.Existing internal memory all has a SPD(Serial Presence Detect, there is detection in serial) and a temperature sensor, this SPD has preserved the configuration information of this internal memory, such as voltage, row address/column address quantity, bit wide and various time sequential routines etc., BIOS and BMC(Baseboard Management Controller, baseboard management controller) all link to each other with this SPD and temperature sensor respectively by same I2C bus.When computer booting, this BIOS reads by this I2C bus with the identity of main equipment and is stored in this SPD(as from equipment) in configuration information, so that this internal memory is carried out initial work.Yet, at this moment, if this BMC also visits this temperature sensor (as from equipment) with the identity of main equipment by this I2C bus simultaneously, that is this BMC and BIOS all are that identity with main equipment visits accordingly from equipment (being temperature sensor and SPD) by same I2C bus, so so that may clash when this BMC and BIOS reading out data, cause this BIOS can not the initialization internal memory, cause system not start, thereby may reduce the stability of whole server.
Summary of the invention
In view of above content, be necessary to provide a kind of computer booting detecting system that improves server stability.
A kind of computer booting detecting system, comprise an internal memory, one baseboard management controller and a Basic Input or Output System (BIOS), this internal memory comprises that a temperature sensor and that is used for this internal memory temperature of detecting is used for the SPD of this memory configurations information of storage, this Basic Input or Output System (BIOS) links to each other with this baseboard management controller by one first bus, this baseboard management controller links to each other with this SPD and temperature sensor by one second bus, when this Basic Input or Output System (BIOS) is accessed this SPD when obtaining the configuration information of this internal memory, this Basic Input or Output System (BIOS) output is packaged into the instruction of supporting the first bus protocol and supporting this baseboard management controller agreement, to identify to this baseboard management controller and by this baseboard management controller by this first bus transfer, after this baseboard management controller receives this instruction, this instruction is encapsulated so that the configuration information of this internal memory is obtained in this instruction to this SPD by this second bus transfer.
Above-mentioned computer booting detecting system is when obtaining the configuration information of this internal memory by this Basic Input or Output System (BIOS), only need instruction is packaged into the instruction of supporting this first bus and accessing this baseboard management controller agreement, and the instruction after will encapsulating is passed through this first bus transfer to this baseboard management controller, to obtain the configuration information of this SPD storage by this baseboard management controller, the situation of having avoided this baseboard management controller and Basic Input or Output System (BIOS) to access respectively this temperature sensor and SPD by this second bus has simultaneously so improved the stability of computer system.
Description of drawings
Fig. 1 is the structural drawing of the preferred embodiments of computer booting detecting system of the present invention.
The main element symbol description
| |
40 |
| |
50 |
| BMC | 60 |
| |
400 |
| SPD | 402 |
| The |
600 |
| The I2C bus | 5 |
| Lpc bus | 6 |
Following embodiment further specifies the present invention in connection with above-mentioned accompanying drawing.
Embodiment
Please refer to Fig. 1, the preferred embodiments of computer booting detecting system of the present invention comprises an internal memory 40, a BIOS 50 and a BMC 60.This internal memory 40 comprises that a temperature sensor 400 and that is used for these internal memory 40 temperature of detecting is used for the SPD 402 of the configuration information of this internal memory 40 of storage.
According to the principle of work of BMC as can be known, this BMC 60 links to each other with temperature sensor 400 on this internal memory 40 by an I2C bus 5, also is provided with a KCS(Keyboard Controller Style in this BMC 60, the keyboard controller type) interface 600.When this BMC 60 of external device access, instruction that this external unit sends needs visit this BMC 60 by this KCS interface 600, i.e. the external unit instruction of sending need be supported the KCS agreement.Certainly, in other embodiments, because this BMC 60 also supports SMIC(Server Management Interface Chip) agreement, BT(Block Transfer) agreement and SSIF(SMBus System Interface) agreement, so external unit also can visit this BMC 60 by supporting SMIC agreement or BT agreement or SSIF agreement.
This BIOS 50 is by a LPC(Low Pin Count, low pin number) bus 6 links to each other with this BMC 60.Because this SPD 402 also supports the I2C agreement, thus this SPD 402 can be connected in this BMC 60 by this I2C bus, so that this BIOS 50 can visit by this BMC 60 configuration information of these SPD 402 storages.
When computer booting, when need obtain the temperature of this internal memory 40, this BMC 60 outputs one steering order, this steering order is packaged into the instruction of supporting the I2C agreement, and the instruction after will encapsulating transfers to this temperature sensor 400 by I2C bus 5, after this temperature sensor 400 receives this instruction, the temperature of this internal memory 40 is transmitted back to this BMC 60 by this I2C bus 5, so can obtains the temperature of this internal memory 40; Need obtain the configuration information of this internal memory 40 as this BIOS 50, when this internal memory 40 is carried out initialization, this BIOS 50 sends the instruction of obtaining these SPD 402 configuration informations, this instruction will be packaged into the instruction of supporting LPC agreement and KCS agreement, and the command after will encapsulating by lpc bus 6 is to this BMC 60, after this BMC 60 receives the instruction of this SPD 402 of access, this instruction transformation is become to support the instruction of I2C agreement, and transfer to this SPD 402 by this I2C bus 5, this SPD 402 receives the configuration information that will store in the inner by I2C bus 5 after this instruction and transfers to this BMC 60, after this BMC 60 obtains the configuration information of this internal memory 40, this configuration information is transmitted back to this BIOS 50 by this lpc bus 6, so so that this BIOS 50 can carry out initialization to this internal memory 40 according to the configuration information of passing back, to start this computing machine.
Certainly, in other embodiments, this BIOS 50 also can visit this temperature sensor 400 by this KCS interface, namely when this BIOS 50 need obtain the temperature of this internal memory 40, this BIOS 50 sends the instruction of being obtained these internal memory 40 temperature by this BMC 60, and this instruction is packaged into the instruction of supporting LPC agreement and KCS agreement, with by this lpc bus 6 with this command to this BMC 60, after this BMC 60 receives this instruction, this instruction is packaged into the instruction of supporting the I2C agreement, with by this I2C bus 5 with this command to this temperature sensor 400, after this temperature sensor 400 receives this instruction, the temperature of this internal memory 40 is transmitted back to this BMC 60 by I2C bus 5, this BMC 60 transfers to this BIOS 50 with this temperature by this lpc bus 6 again, so so that this BIOS 60 also can obtain by this BMC 60 temperature of this internal memory 40.
Above-mentioned computer booting detecting system is when obtaining the configuration information of this internal memory 40 by this BIOS 50, only need instruction is packaged into the instruction of supporting LPC agreement and KCS agreement, transfer to this BMC 60 with the instruction after will encapsulating by this lpc bus 6, after this BMC 60 receives this instruction, this instruction transformation is become to support the instruction of I2C agreement, to obtain the configuration information of these SPD 402 storages by this I2C bus 5, so avoid this BMC 60 and BIOS 50 to access respectively different situations from equipment (such as this temperature sensor 400 and SPD 402) with the identity of main equipment by same I2C bus simultaneously, so improved the stability of computer system.
Claims (10)
1. computer booting detecting system, comprise an internal memory, one baseboard management controller and a Basic Input or Output System (BIOS), this internal memory comprises that a temperature sensor and that is used for this internal memory temperature of detecting is used for the SPD of this memory configurations information of storage, it is characterized in that: this Basic Input or Output System (BIOS) links to each other with this baseboard management controller by one first bus, this baseboard management controller links to each other with this SPD and temperature sensor by one second bus, when this Basic Input or Output System (BIOS) is accessed this SPD when obtaining the configuration information of this internal memory, this Basic Input or Output System (BIOS) output is packaged into the instruction of supporting the first bus protocol and supporting this baseboard management controller agreement, to identify to this baseboard management controller and by this baseboard management controller by this first bus transfer, after this baseboard management controller receives this instruction, this instruction is encapsulated so that the configuration information of this internal memory is obtained in this instruction to this SPD by this second bus transfer.
2. computer booting detecting system as claimed in claim 1, it is characterized in that: this baseboard management controller is supported a keyboard controller type protocol.
3. computer booting detecting system as claimed in claim 1, it is characterized in that: this first bus is a lpc bus, this first bus protocol is a LPC agreement.
4. computer booting detecting system as claimed in claim 1, it is characterized in that: this second bus is an I2C bus, this second bus protocol is an I2C agreement.
5. computer booting detecting system as claimed in claim 1, it is characterized in that: this baseboard management controller is supported a BT agreement.
6. computer booting detecting system as claimed in claim 1, it is characterized in that: this Basic Input or Output System (BIOS) is also obtained the temperature of this internal memory by this baseboard management controller.
7. computer booting detecting system as claimed in claim 6, it is characterized in that: this Basic Input or Output System (BIOS) is sent the instruction of being accessed this temperature sensor by this baseboard management controller, and this instruction is packaged into the instruction of supporting the first bus protocol and supporting this baseboard management controller agreement of access, to identify to this baseboard management controller and by this baseboard management controller by this first bus transfer, after this baseboard management controller receives this instruction, this instruction is encapsulated so that the temperature of this internal memory is obtained in this instruction to this temperature sensor by this second bus transfer.
8. computer booting detecting system as claimed in claim 7, it is characterized in that: this baseboard management controller is supported a keyboard controller type protocol.
9. computer booting detecting system as claimed in claim 7, it is characterized in that: this first bus is a lpc bus, this first bus protocol is a LPC agreement.
10. computer booting detecting system as claimed in claim 7, it is characterized in that: this second bus is an I2C bus, this second bus protocol is an I2C agreement.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011103272786A CN103077102A (en) | 2011-10-25 | 2011-10-25 | Computer starting detection system |
| TW100139314A TW201317790A (en) | 2011-10-25 | 2011-10-28 | Power-on detecting system of computers |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011103272786A CN103077102A (en) | 2011-10-25 | 2011-10-25 | Computer starting detection system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103077102A true CN103077102A (en) | 2013-05-01 |
Family
ID=48153635
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011103272786A Pending CN103077102A (en) | 2011-10-25 | 2011-10-25 | Computer starting detection system |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN103077102A (en) |
| TW (1) | TW201317790A (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103605591A (en) * | 2013-11-27 | 2014-02-26 | 华为技术有限公司 | Method and device for controlling memory initialization of terminal system |
| CN106547655A (en) * | 2015-09-22 | 2017-03-29 | 龙芯中科技术有限公司 | The method and system of the memory bar quantity on circuit for detecting plate |
| CN107590017A (en) * | 2017-09-21 | 2018-01-16 | 联想(北京)有限公司 | The detection method and device of a kind of electronic equipment |
| CN107632917A (en) * | 2017-08-09 | 2018-01-26 | 英业达科技有限公司 | Server system and its temperature monitoring method |
| CN107797892A (en) * | 2017-11-28 | 2018-03-13 | 济南浪潮高新科技投资发展有限公司 | A kind of memory SPD adjustment method |
| CN107918580A (en) * | 2016-10-11 | 2018-04-17 | 英业达科技有限公司 | For opening computer detecting system and start method for detecting |
| CN109284214A (en) * | 2018-08-15 | 2019-01-29 | 英业达科技有限公司 | The method of information sharing circuit and shared drive state |
| CN111158984A (en) * | 2019-12-29 | 2020-05-15 | 浪潮商用机器有限公司 | Server hardware monitoring method, device, equipment and storage medium |
| CN111198795A (en) * | 2019-12-23 | 2020-05-26 | 曙光信息产业股份有限公司 | Method and device for acquiring memory temperature by substrate controller |
| CN112130913A (en) * | 2020-08-28 | 2020-12-25 | 山东云海国创云计算装备产业创新中心有限公司 | Method and system for reading memory temperature and computer readable storage medium |
| CN112667483A (en) * | 2021-01-04 | 2021-04-16 | 上海兆芯集成电路有限公司 | Memory information reading device and method for server mainboard and server |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI687813B (en) * | 2018-08-31 | 2020-03-11 | 英業達股份有限公司 | Information sharing circuit and method for sharing memory state |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1916849A (en) * | 2006-09-04 | 2007-02-21 | 华为技术有限公司 | Method for initializing system of multile processors, and system of multile processors |
| CN101133457A (en) * | 2005-03-30 | 2008-02-27 | 英特尔公司 | Temperature determination and communication for multiple devices of a memory module |
| US20090259888A1 (en) * | 2008-04-10 | 2009-10-15 | Msi Electronic (Kun Shan) Co., Ltd. | Apparatus for displaying bios post code and method thereof |
| CN101902355A (en) * | 2009-05-27 | 2010-12-01 | 宏正自动科技股份有限公司 | Server, computer system, and method for monitoring computer system |
-
2011
- 2011-10-25 CN CN2011103272786A patent/CN103077102A/en active Pending
- 2011-10-28 TW TW100139314A patent/TW201317790A/en unknown
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101133457A (en) * | 2005-03-30 | 2008-02-27 | 英特尔公司 | Temperature determination and communication for multiple devices of a memory module |
| CN1916849A (en) * | 2006-09-04 | 2007-02-21 | 华为技术有限公司 | Method for initializing system of multile processors, and system of multile processors |
| US20090259888A1 (en) * | 2008-04-10 | 2009-10-15 | Msi Electronic (Kun Shan) Co., Ltd. | Apparatus for displaying bios post code and method thereof |
| CN101902355A (en) * | 2009-05-27 | 2010-12-01 | 宏正自动科技股份有限公司 | Server, computer system, and method for monitoring computer system |
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103605591A (en) * | 2013-11-27 | 2014-02-26 | 华为技术有限公司 | Method and device for controlling memory initialization of terminal system |
| CN106547655A (en) * | 2015-09-22 | 2017-03-29 | 龙芯中科技术有限公司 | The method and system of the memory bar quantity on circuit for detecting plate |
| CN106547655B (en) * | 2015-09-22 | 2019-11-05 | 龙芯中科技术有限公司 | The method and system of memory bar quantity on circuit for detecting plate |
| CN107918580A (en) * | 2016-10-11 | 2018-04-17 | 英业达科技有限公司 | For opening computer detecting system and start method for detecting |
| CN107632917A (en) * | 2017-08-09 | 2018-01-26 | 英业达科技有限公司 | Server system and its temperature monitoring method |
| CN107590017A (en) * | 2017-09-21 | 2018-01-16 | 联想(北京)有限公司 | The detection method and device of a kind of electronic equipment |
| CN107797892B (en) * | 2017-11-28 | 2019-11-15 | 浪潮集团有限公司 | A kind of memory SPD adjustment method |
| CN107797892A (en) * | 2017-11-28 | 2018-03-13 | 济南浪潮高新科技投资发展有限公司 | A kind of memory SPD adjustment method |
| CN109284214A (en) * | 2018-08-15 | 2019-01-29 | 英业达科技有限公司 | The method of information sharing circuit and shared drive state |
| CN109284214B (en) * | 2018-08-15 | 2021-04-06 | 英业达科技有限公司 | Information sharing circuit and method for sharing memory state |
| CN111198795A (en) * | 2019-12-23 | 2020-05-26 | 曙光信息产业股份有限公司 | Method and device for acquiring memory temperature by substrate controller |
| CN111158984A (en) * | 2019-12-29 | 2020-05-15 | 浪潮商用机器有限公司 | Server hardware monitoring method, device, equipment and storage medium |
| CN111158984B (en) * | 2019-12-29 | 2023-08-18 | 浪潮商用机器有限公司 | Method, device, equipment and storage medium for monitoring server hardware |
| CN112130913A (en) * | 2020-08-28 | 2020-12-25 | 山东云海国创云计算装备产业创新中心有限公司 | Method and system for reading memory temperature and computer readable storage medium |
| CN112667483A (en) * | 2021-01-04 | 2021-04-16 | 上海兆芯集成电路有限公司 | Memory information reading device and method for server mainboard and server |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201317790A (en) | 2013-05-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103077102A (en) | Computer starting detection system | |
| JP6871957B2 (en) | Emulated endpoint configuration | |
| US9804988B1 (en) | Device full memory access through standard PCI express bus | |
| US20240176505A1 (en) | Channel Optimized Storage Modules | |
| US9880754B2 (en) | System and method for enabling transportability of a non volatile dual inline memory module | |
| JP2020166832A (en) | Refresh command control for host assist of row hammer mitigation | |
| CN101405708B (en) | Memory systems for automated computing machinery | |
| US9531668B2 (en) | Micro server, method of allocating MAC address, and computer readable recording medium | |
| US20130042047A1 (en) | Memory system, memory device and memory interface device | |
| JP2013037517A5 (en) | ||
| TWI704489B (en) | Status management in storage backed memory package | |
| US20100274999A1 (en) | Control system and method for memory | |
| CN102169463B (en) | Inter-integrated circuit (IIC) bus-based manufacturing information acquisition method and equipment | |
| US20180032267A1 (en) | Extensible storage system controller | |
| CN115543894B (en) | Storage system, data processing method and device, storage medium and electronic equipment | |
| US20140164845A1 (en) | Host computer and method for testing sas expanders | |
| TWI468922B (en) | Electronic apparatus and management method thereof and rack server system | |
| US8880790B2 (en) | Methods and apparatus for transferring data between memory modules | |
| US20150347324A1 (en) | System and Method for Shared Memory for FPGA Based Applications | |
| US20210149804A1 (en) | Memory Interleaving Method and Apparatus | |
| US20100036990A1 (en) | Network device | |
| US20160004660A1 (en) | Memory system and data storage device | |
| CN112667483A (en) | Memory information reading device and method for server mainboard and server | |
| US20160034405A1 (en) | Heterogeneous memory system and data communication method in the same | |
| CN106030544B (en) | Method for detecting memory of computer equipment and computer equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130501 |