CN103066969A - Electronic equipment - Google Patents
Electronic equipment Download PDFInfo
- Publication number
- CN103066969A CN103066969A CN2012105661764A CN201210566176A CN103066969A CN 103066969 A CN103066969 A CN 103066969A CN 2012105661764 A CN2012105661764 A CN 2012105661764A CN 201210566176 A CN201210566176 A CN 201210566176A CN 103066969 A CN103066969 A CN 103066969A
- Authority
- CN
- China
- Prior art keywords
- output
- button
- reset
- signal
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Debugging And Monitoring (AREA)
- Power Sources (AREA)
Abstract
The invention provides electronic equipment which comprises a reset circuit and a processor, wherein the processor comprises a normal operation state and a system halted state. The reset circuit comprises a keyboard module and a reset control module, and the keyboard module comprises a plurality of buttons. The processor responds to pressing of the buttons to carry out preset corresponding operation. When N preset buttons in the keyboard module are pressed at the same time, the reset control module outputs a system halted reset signal to the processor, so that the processor can be reset and restored to the normal operation state, wherein the N is a natural number which is larger than or equal to two. Compared with the prior art, the electronic equipment can achieve system halted reset control on the system through combination of the buttons, not only is cost of independently setting a system halted reset button saved, but also good user experience is brought to clients.
Description
[technical field]
The present invention relates to circuit design field, particularly a kind of electronic equipment with deadlock reset function.
[background technology]
Various intelligence system of the prior art, bluetooth earphone for example, panel computer, smart mobile phone, intelligent television, PC, notebook computer, individual Medical Devices etc., the processors that adopt are controlled more.At present, widely used processor has low-power consumption ARM (Advanced RISC Machine, abbreviation ARM) nuclear, Intel CPU (Center Processor Unit), AMD CPU or MIPS (Million Instructions PerSecond) system etc., such as, ARM-A8.These processors may occur crashing when some abnormalities.For example, when occurring serious lower a jumping on its supply voltage, when address error appearred in access memory during perhaps owing to variations such as ambient noise or temperature, perhaps owing to falling when causing some circuit moment loose contact, processor all may crash.And after the processor deadlock, need to start shooting again and could recover by the plug battery.And the smart machines such as existing bluetooth earphone, panel computer, because volume is very little, the very tight exquisiteness of its physical structure, the dismounting of inconvenient domestic consumer, unloading process very easily causes the physical unit loss, and therefore, domestic consumer generally can't dismantle battery.Although it is very little that the probability of deadlock occurs, if occur, consequence is very serious.Because battery is built-in, be inconvenient to dismantle, system is in the deadlock state always like this, until after the electric weight of battery depleted fully, charge, the deadlock state could be resetted so again.Because present popular low power dissipation design all, battery is given out light voluntarily and is taken for a long time, like this so that customer experience is very bad.
Therefore, be necessary to provide a kind of improved technical scheme to overcome the problems referred to above.
[summary of the invention]
The object of the present invention is to provide a kind of electronic equipment, it can realize deadlock to the system control that resets by Macintosh, has not only saved the cost that the deadlock reset key is set separately, and has brought better user's experience to the client.
In order to address the above problem, the invention provides a kind of electronic equipment, it comprises reset circuit and processor,
Described processor comprises normal operating conditions and deadlock state; Described reset circuit comprises Keysheet module and the control module that resets, and described Keysheet module comprises a plurality of buttons, and described processor responds pressing of each button and carries out predetermined corresponding operating; When the predetermined key of the N in the described Keysheet module was pressed simultaneously, the described control module output deadlock reset signal that resets was to described processor, so that described processor resets and recovers normal operating conditions, wherein, N is the natural number more than or equal to 2.
Further, comprise timing unit in the described control module that resets, when the predetermined key of the N in the described Keysheet module is pressed simultaneously, described timing unit begins timing, if timing reaches a time threshold, the described control module that resets is just exported the deadlock reset signal, otherwise then the described control module that resets is exported non-deadlock reset signal.
Further, each button and the resistance string in N the predetermined key in the described key-press module is coupled between the VDD-to-VSS; The described control module that resets also comprises arithmetic logic unit and N comparing unit, in N the predetermined key in the corresponding described key-press module of each comparing unit one, each comparing unit compares with the button of correspondence with node voltage and predetermined voltage threshold between the resistance that this button is connected, when the button of correspondence is not pressed, export the first comparison signal, when the button of correspondence is pressed, export the second comparison signal; Described arithmetic logic unit is used for the comparison signal of N comparing unit output is carried out logical operation, when a described N comparing unit is all exported the second comparison signal, described arithmetic logic unit output combination button signal, when described arithmetic logic unit output combination button signal, described timing unit begins timing.
Further, the normal phase input end of each comparing unit and corresponding button and link to each other with node between the resistance that this button is connected, negative-phase input is inputted described predetermined voltage threshold.
Further, described electronic equipment also comprises electrify restoration circuit and the first logical operation circuit, and described electrify restoration circuit is exported power-on reset signal when system boot, when system boot is finished, export non-power-on reset signal; Or/and described resetting during control module output deadlock reset signal, described the first logical operation circuit is all exported new reset signal to the reset terminal of described processor, so that described processor reset when described electrify restoration circuit output power-on reset signal.
Further, the normal phase input end of each comparing unit and corresponding button and link to each other with node between the resistance that this button is connected, negative-phase input is inputted described predetermined voltage, described arithmetic logic unit be first with the door, described first with the door comprise N input, wherein each input links to each other with the output of a comparing unit; The reset terminal of described timing unit links to each other with the output of door with first, its clock end input clock signal, its output output deadlock reset signal; Described the first logical operation circuit be second with the door, an input of described the first logical operation circuit links to each other with the reset signal output of described electrify restoration circuit, another input links to each other with the deadlock reset signal output of the described control module that resets, and its output links to each other with the reset terminal of described processor.
Further, described electronic equipment also comprises the second logical operation circuit and electric power management circuit, described electric power management circuit provides power supply for described processor, when system produces power enable signal or the described control module that resets and exports the deadlock reset signal, the new power enable signal of described the second logical operation circuit output is given described electric power management circuit, so that will offering the power supply of described processor, described electric power management circuit restarts, so that described processor recovers normal operating conditions.
Further, the normal phase input end of each comparing unit and corresponding button and link to each other with node between the resistance that this button is connected, negative-phase input is inputted described predetermined voltage, described arithmetic logic unit be first with the door, described first with the door comprise N input, wherein each input links to each other with the output of a comparing unit; The reset terminal of described timing unit links to each other with the output of door with first, its clock end input clock signal, its output output deadlock reset signal; Described the second logical operation circuit be the 3rd with the door, an input of described the second logical operation circuit links to each other with the power enable signal that system produces, another input links to each other with the deadlock reset signal output of the described control module that resets, and its output links to each other with the Enable Pin of described electric power management circuit.
Further, N equals 2.
Further, described electronic equipment is bluetooth earphone or panel computer.
Compared with prior art, electronic equipment among the present invention comprises reset circuit and processor, when the predetermined key of the N in the described reset circuit was pressed simultaneously, described reset circuit output deadlock reset signal was given described processor, so that described processor resets and recovers normal operating conditions.Like this, not only save the cost that the deadlock reset key is set separately, and brought better user to experience to the client.
[description of drawings]
In order to be illustrated more clearly in the technical scheme of the embodiment of the invention, the accompanying drawing of required use was done to introduce simply during the below will describe embodiment, apparently, accompanying drawing in the following describes only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.Wherein:
Fig. 1 is the structural representation of the electronic equipment among first embodiment of the present invention;
Fig. 2 is the structural representation of the electronic equipment among second embodiment of the present invention;
Fig. 3 is the structural representation of the electronic equipment among the 3rd embodiment of the present invention; With
Fig. 4 is the structural representation of the electronic equipment among the 4th embodiment of the present invention.
[embodiment]
For above-mentioned purpose of the present invention, feature and advantage can be become apparent more, the present invention is further detailed explanation below in conjunction with the drawings and specific embodiments.
Alleged " embodiment " or " embodiment " refer to be contained in special characteristic, structure or the characteristic at least one implementation of the present invention herein.Different local in this manual " in one embodiment " that occur not are all to refer to same embodiment, neither be independent or the embodiment mutually exclusive with other embodiment optionally.Unless stated otherwise, herein connection, the word that the expression that links to each other, join is electrically connected all represents directly or indirectly to be electrical connected.
Electronic equipment among the present invention comprises reset circuit and processor, when the predetermined key of the N in the described reset circuit is pressed simultaneously, described reset circuit output deadlock reset signal is given described processor, so that described processor resets and recovers normal operating conditions.That is to say, the present invention realizes deadlock to the system control that resets by combination button, like this, has not only saved the cost that the deadlock reset key is set separately, and has brought better user's experience to the client.
Please refer to shown in Figure 1ly, it is the electrical block diagram of the electronic equipment among first embodiment of the present invention.Described electronic equipment comprises reset circuit 110 and processor 120.
Described processor 120 comprises normal operating conditions and deadlock state.Described reset circuit 110 comprises Keysheet module 112 and the control module 114 that resets.Described Keysheet module 112 comprises a plurality of buttons, described processor 120 responds pressing of each button and carries out predetermined corresponding operating, when N predetermined key in the described Keysheet module 112 pressed simultaneously, the described control module 114 output deadlock reset signal DeadRST that reset are to described processor 120, described processor 120 is resetted and recovers normal operating conditions, wherein, N is the natural number more than or equal to 2.
It should be noted that a plurality of buttons that described Keysheet module 112 comprises, wherein being set to N the predetermined key that is used as reset operation is not to reset and custom-designed in order to crash usually, and they all are the buttons with normal function.Comprise that such as, described key-press module 112 ON/OFF switch (being also referred to as power button), volume increase key, volume reduces the buttons commonly used such as key, receiving/hang-up button, wherein, can set ON/OFF switch and volume increase key is predetermined key, perhaps setting ON/OFF switch and volume, to reduce key be predetermined key, can set also that ON/OFF switch, volume increase key and the receiving/hang-up button is predetermined key, can set also that ON/OFF switch, volume increase key, volume reduces key and the receiving/hang-up button is predetermined key etc.When processor 120 was in normal operating conditions, described processor 120 can respond each button in the described Keysheet module 112 and press action carrying out the predetermined function operation, such as, start, shutdown, volume increase, volume reduces, receiving/hang-up phone etc.Take set ON/OFF switch and volume increase key as predetermined key as example, in the use procedure of the system that adopts described electronic equipment, when if processor 120 is in normal operating conditions, the user can normally use each button of Keysheet module 112, such as, regulate volume, receiving/hang-up phone etc., if the deadlock state appears in processor 120, the user can increase key by ON/OFF switch and the volume of pressing simultaneously in the described Keysheet module 112, described processor 120 is resetted and recover normal operating conditions.One of the purpose that Macintosh among the present invention (being N the predetermined key that comprises in the described Keysheet module 112) arranges or use are for fear of conflicting mutually with the normal function of these buttons.
In a preferred embodiment, comprise timing unit in the control module 114 that resets in the electronic equipment shown in Figure 1, when N predetermined key in the described Keysheet module 112 pressed simultaneously, described timing unit begins timing, if timing reaches a time threshold, the described control module 114 that resets is just exported deadlock reset signal DeadRST, otherwise then the described control module 114 that resets is exported non-deadlock reset signal.That is to say, N predetermined key in described Keysheet module 112 pressed simultaneously, and after continuing for some time, just described processor 120 resetted.The purpose that timing unit is set is the false triggering that causes for fear of misoperation.The time threshold that general described timing unit arranges (being that Macintosh continues the button time) is 0.5S-100S, and the time is oversize, and it is not too convenient to use concerning the user.
Please refer to shown in Figure 2ly, it is the electrical block diagram of the electronic equipment among second embodiment of the present invention.Also can say, it is a particular circuit configurations schematic diagram embodiment illustrated in fig. 1.
In this embodiment, described electronic equipment comprises reset circuit 210 and processor 220, and described reset circuit 210 comprises Keysheet module 212 and the control module 214 that resets.Comprise two predetermined key (being to suppose N=2 in this example) in the described Keysheet module 212, be respectively the first button Key1, the second button Key2, described the first button Key1 and the first resistance R pl1 are series between power supply VH and the ground, described the second button Key2 and the second resistance R pl2 are series between power supply VH and the ground, connected node between described the first button Key1 and the first resistance R pl1 is K1, and the connected node between described the second button Key2 and the second resistance R pl2 is K2.Wherein, power supply VH can be cell voltage, perhaps other supply voltage, perhaps higher voltage in charger voltage and the cell voltage; Function or the effect of the first resistance R pl1 and the second resistance R pl2 be, when the first button Key1 and the second button Key2 were not pressed, the first resistance R pl1 and the 2nd Rpl2 discharged into ground with the voltage of node K1 and K2 respectively.
In the present embodiment, the control module that resets 214 comprise first with a door AND1(be arithmetic logic unit), timing unit Counter, and the first comparator C om1 and the second comparator C om2 (i.e. two comparing units).Wherein, corresponding the first button Key1 of the first comparator C om1, corresponding the second button Key2 of the second comparator C om2.The normal phase input end of the first comparator C om1 links to each other with node K1, negative-phase input input predetermined voltage threshold VT, and it is used for voltage and the predetermined voltage threshold VT at comparison node K1 place, and exports corresponding comparison signal; The normal phase input end of the second comparator C om2 links to each other with node K2, negative-phase input input predetermined voltage threshold VT, and it is used for voltage and the predetermined voltage threshold VT at comparison node K2 place, and exports corresponding comparison signal.In the present embodiment, design described predetermined voltage threshold VT less than the magnitude of voltage of power supply VH.When the first button Key1 was not pressed, the comparison signal KH1 of the first comparator C om1 output was low level (i.e. the first comparison signal); When the first button Key1 was pressed, the comparison signal KH1 of the first comparator C om1 output was high level (i.e. the second comparison signal).In like manner, when the second button Key2 was not pressed, the comparison signal KH2 of the second comparator C om2 output was low level (i.e. the first comparison signal); When the second button Key2 was pressed, the comparison signal KH2 of the second comparator C om2 output was high level (i.e. the second comparison signal).
Described first with the first input end of door AND1 be connected input respectively with the output of the first comparator C om1 be connected the output of comparator C om2 and be connected, it is used for the comparison signal of the first comparator C om1 and the second comparator C om2 output is carried out logical operation, when the comparison signal of two comparators output all be high level (i.e. the second comparison signal), described first a signal KON who exports with an AND1 was high level (combination button signal); When the comparison signal of arbitrary output in two comparators is low level, described first with the signal KON of door AND1 output be low level (being non-combination button signal).
The reset terminal RST of described timing unit Counter links to each other with the output of door AND1 with described first, its clock end CK input clock signal CLK, and output Q links to each other with processor 120.Below specifically introduce the course of work of described timing unit Counter: when described first was low level (being non-combination button signal) with the signal KON of door AND1 output, the signal of the output Q output of described timing unit Counter was high level (being non-deadlock reset signal); When described first is high level (being the combination button signal) with the signal KON of door AND1 output, described timing unit Counter begins timing, when timing reached a time threshold, the signal saltus step of its output Q output was low level (reset signal that namely crashes DeadRST).That is to say, when described first during with door AND1 output combination button signal (namely the first button Key1 and the second button Key2 are pressed), described timing unit Counter begins timing, if timing reaches a time threshold, described timing unit Counter just exports deadlock reset signal DeadRST, so that described processor resets and recover normal operating conditions, otherwise then described timing unit Counter exports non-deadlock reset signal.
In another embodiment, described the first comparator C om1 and described the second comparator C om2 also can be replaced by the Schmidt trigger of built-in reference voltage, as long as the turn threshold voltage of Schmidt trigger is lower than the magnitude of voltage of power supply VH.
What the those of ordinary skill in the affiliated field was easily expected is, the normal phase input end of described the first comparator C om1 and the connected node of negative-phase input can be exchanged, be described the first comparator C om1 input predetermined voltage threshold VT, its negative-phase input links to each other with node K1; In like manner, also can be with described the second comparator C om2 input predetermined voltage threshold VT, its negative-phase input links to each other with node K2, at this moment, first also will replace accordingly with door AND1 and timing unit Counter, realizing when the first button Key1 and the second button Key2 are pressed simultaneously, described processor 220 is resetted and recover normal operating conditions; Also the predetermined key in the Keysheet module 212 in the electronic equipment shown in Figure 2 can be increased to 3,4 or more, as long as this combination button is convenient to user's operation.That is to say, described key-press module 212 can comprise N predetermined key, and wherein each button and a resistance string are coupled between the VDD-to-VSS; The described control module 214 that resets comprises arithmetic logic unit, a timing unit and N comparing unit, in N the predetermined key in the corresponding described key-press module 212 of each comparing unit one, each comparing unit compares with the button of correspondence with node voltage and predetermined voltage threshold between the resistance that this button is connected, when the button of correspondence is not pressed, export the first comparison signal, when the button of correspondence is pressed, export the second comparison signal; Described arithmetic logic unit is used for the comparison signal of N comparison circuit output is carried out logical operation, when a described N comparison circuit is all exported the second comparison signal, described arithmetic logic unit output combination button signal, when described arithmetic logic unit output combination button signal, described timing module begins timing, if timing reaches a time threshold, described timing unit is just exported deadlock reset signal DeadRST, so that described processor 220 resets and recovers normal operating conditions, otherwise then described timing unit Counter exports non-deadlock reset signal.
Please refer to shown in Figure 3ly, it is the electrical block diagram of the electronic equipment among the 3rd embodiment of the present invention.It also has the electrification reset function when having the combination button reset function.
Electronic equipment among Fig. 3 and the something in common among Fig. 2 be, this electronic equipment all includes Keysheet module 312, the control module that resets 314, processor 320.Electronic equipment among Fig. 3 and the difference among Fig. 2 are, the former also comprise electrify restoration circuit 330 and second and the door AND2(or be referred to as the first logical operation circuit), described second links to each other with the output of described electrify restoration circuit 330 with the input of door AND2, another input links to each other with the output of timing unit Counter, and its output links to each other with the reset terminal RST of described processor 320.
In the prior art, the output of described electrify restoration circuit 330 can directly link to each other with the reset terminal RST of described processor 320, described electrify restoration circuit 330 output power-on reset signal POR when system boot, so that described processor 320 is carried out electrification reset, when system boot is finished, it exports non-power-on reset signal, and described processor 320 begins normal operation.In the present embodiment, an input input starting-up signal PWR of described electrify restoration circuit 330, another input input clock signal CLK, this clock signal clk is used for timing.The start process of system is the process of each road supply voltage from zero start to the normal voltage value of system.During start, system produces starting-up signal PWR, make described electrify restoration circuit 130 output low level signals (being power-on reset signal POR), before each road supply voltage does not reach normal output voltage, described electrify restoration circuit 330 is the output low level signal always, and after each road supply voltage reached normal output voltage, described electrify restoration circuit 330 continued output low level signal a period of time, for example behind the 50mS, just become high level signal (being non-power-on reset signal).When described electrify restoration circuit 330 always during output low level signal (being power-on reset signal POR), described processor 320(for example, ARM nuclear) can keep being reset state always, until behind the described electrify restoration circuit 330 output high level signals, described processor 320 just begins normal operation.
Please continue with reference to shown in Figure 3, when described timing unit Counter output low level signal (deadlock reset signal DeadRST) and/or described electrify restoration circuit 330 output low level signals (power-on reset signal POR), described state second all can output low level signal (new reset signal POR-New) with door AND2, described processor 320 is resetted.That is to say, described second with the door AND2 effect be, as described electrify restoration circuit 330 output power-on reset signal POR or/and described resetting during control module 314 output deadlock reset signal DeadRST, described second with i.e. the first logical operation circuit of door AND2() all export new reset signal (POR-New) to the reset terminal RST of described processor 320, so that described processor 320 resets.
Similar to Fig. 2, also the predetermined key in the Keysheet module 312 in the electronic equipment shown in Figure 3 can be increased to 3,4 or more, as long as this combination button is convenient to user's operation.
Please refer to shown in Figure 4ly, it is the electrical block diagram of the electronic equipment among the 4th embodiment of the present invention.It also has the function that resets by restarting power supply when having the combination button reset function.
The something in common of Fig. 4 and Fig. 2 is, the electronic equipment among Fig. 4 also comprises Keysheet module 412, the control module that resets 414 and processor 420.The difference of Fig. 4 and Fig. 2 is, the former also comprise electric power management circuit 440 and the 3rd with door AND3(second logical operation circuit).The described the 3rd with the door AND3 an input input power enable signal PMU_EN, another input links to each other with the output of described timing unit Counter; The Enable Pin EN of electric power management circuit 440 links to each other with the output of door AND3 with the 3rd, and its power end VO links to each other with the power end VDD of described processor 420.
In the prior art, when described processor 420 is in the deadlock state, the power enable signal PMU-EN that system produces directly can be inputted the Enable Pin EN of described electric power management circuit 440, the power supply that described electric power management circuit 440 is offered described processor 420 restarts, so that described processor 420 recovers normal operating conditions.The process of wherein restarting the supply voltage VDD of described processor 420 is that described electric power management circuit 440 is closed first the supply voltage VDD of described processor 420, then controls the supply voltage VDD of described processor 420 again from zero start to the normal voltage value.For example, when power enable signal PMU_EN signal is low level, make described electric power management circuit 440 offer each road power-off of described processor 420, make processor 420 be in off-mode; When power enable signal PMU_EN saltus step is high level, make described electric power management circuit 440 offer described processor 420 each road power initiation output normal working voltage, make processor 420 enter normal operating conditions.
Please continue with reference to shown in Figure 4, be low level in the present embodiment when described timing unit Counter output low level signal (deadlock reset signal DeadRST) and/or system produce power enable signal PMU_EN(), described state the 3rd all can output low level signal (new power enable signal PMU-EN-New) with door AND3, the power supply that makes described electric power management circuit 440 offer described processor 420 restarts.That is to say, the described the 3rd with the door AND3 effect be, when system produces power enable signal PMU_EN or/and described resetting during control module 414 output deadlock reset signal DeadRST, the described the 3rd with i.e. the second logical operation circuit of door AND3() all export new power enable signal (PMU-EN-New), the power supply that makes described electric power management circuit 440 offer described processor 420 restarts.
Similar to Fig. 2, also the predetermined key in the Keysheet module 412 in the electronic equipment shown in Figure 4 can be increased to 3,4 or more, as long as this combination button is convenient to user's operation.
The smart machines such as existing bluetooth earphone, panel computer, because volume is very little, the very tight exquisiteness of its physical structure, when it the deadlock state occurs, domestic consumer's inconvenience resets to it by the mode of plug battery, therefore, the electronic equipment among the present invention can be embodied as the smart machines such as bluetooth earphone, panel computer, these smart machines just can be realized reset function easily like this, thereby bring better user to experience to the client.
In sum, electronic equipment among the present invention comprises reset circuit and processor, when the predetermined key of the N in the described reset circuit was pressed simultaneously, described reset circuit output deadlock reset signal was given described processor, so that described processor resets and recovers normal operating conditions.That is to say, the present invention realizes deadlock to the system control that resets by combination button.In addition, system-halted reset device among the present invention also supports to pass through system boot, system is carried out electrification reset, and also support to restart by the power enable signal that system produces the power supply of the described circuit that is reset, so that the described circuit that is reset recovers normal operating conditions.Like this, not only save the cost that the deadlock reset key is set separately, and brought better user to experience to the client.
In the present invention, the word that the expression such as " connection ", " linking to each other ", " company ", " connecing " is electrically connected if no special instructions, then represents direct or indirect electric connection.CLK in the accompanying drawing is clock signal, and DATA is data-signal.
It is pointed out that and be familiar with the scope that any change that the person skilled in art does the specific embodiment of the present invention does not all break away from claims of the present invention.Correspondingly, the scope of claim of the present invention also is not limited only to previous embodiment.
Claims (10)
1. an electronic equipment is characterized in that, it comprises reset circuit and processor,
Described processor comprises normal operating conditions and deadlock state;
Described reset circuit comprises Keysheet module and the control module that resets,
Described Keysheet module comprises a plurality of buttons, and described processor responds pressing of each button and carries out predetermined corresponding operating;
When the predetermined key of the N in the described Keysheet module was pressed simultaneously, the described control module output deadlock reset signal that resets was to described processor, so that described processor resets and recovers normal operating conditions,
Wherein, N is the natural number more than or equal to 2.
2. electronic equipment according to claim 1, it is characterized in that, comprise timing unit in the described control module that resets, when the predetermined key of the N in the described Keysheet module is pressed simultaneously, described timing unit begins timing, if timing reaches a time threshold, the described control module that resets is just exported the deadlock reset signal, otherwise then the described control module that resets is exported non-deadlock reset signal.
3. electronic equipment according to claim 2 is characterized in that, each button in the predetermined key of the N in the described key-press module and a resistance string are coupled between the VDD-to-VSS;
The described control module that resets also comprises arithmetic logic unit and N comparing unit,
In N the predetermined key in the corresponding described key-press module of each comparing unit one, each comparing unit compares with the button of correspondence with node voltage and predetermined voltage threshold between the resistance that this button is connected, when the button of correspondence is not pressed, export the first comparison signal, when the button of correspondence is pressed, export the second comparison signal;
Described arithmetic logic unit is used for the comparison signal of N comparing unit output is carried out logical operation, when a described N comparing unit is all exported the second comparison signal, and described arithmetic logic unit output combination button signal,
When described arithmetic logic unit output combination button signal, described timing unit begins timing.
4. electronic equipment according to claim 3 is characterized in that, the normal phase input end of each comparing unit and corresponding button and link to each other with node between the resistance that this button is connected, and negative-phase input is inputted described predetermined voltage threshold.
5. electronic equipment according to claim 3 is characterized in that, described electronic equipment also comprises electrify restoration circuit and the first logical operation circuit,
Described electrify restoration circuit is exported power-on reset signal when system boot, when system boot is finished, export non-power-on reset signal;
Or/and described resetting during control module output deadlock reset signal, described the first logical operation circuit is all exported new reset signal to the reset terminal of described processor, so that described processor reset when described electrify restoration circuit output power-on reset signal.
6. electronic equipment according to claim 5 is characterized in that, the normal phase input end of each comparing unit and corresponding button and link to each other with node between the resistance that this button is connected, and negative-phase input is inputted described predetermined voltage,
Described arithmetic logic unit be first with the door, described first with the door comprise N input, wherein each input links to each other with the output of a comparing unit;
The reset terminal of described timing unit links to each other with the output of door with first, its clock end input clock signal, its output output deadlock reset signal;
Described the first logical operation circuit be second with the door, an input of described the first logical operation circuit links to each other with the reset signal output of described electrify restoration circuit, another input links to each other with the deadlock reset signal output of the described control module that resets, and its output links to each other with the reset terminal of described processor.
7. electronic equipment according to claim 3 is characterized in that, described electronic equipment also comprises the second logical operation circuit and electric power management circuit,
Described electric power management circuit provides power supply for described processor,
When system produces power enable signal or the described control module that resets and exports the deadlock reset signal, the new power enable signal of described the second logical operation circuit output is given described electric power management circuit, so that will offering the power supply of described processor, described electric power management circuit restarts, so that described processor recovers normal operating conditions.
8. processor according to claim 7 is characterized in that, the normal phase input end of each comparing unit and corresponding button and link to each other with node between the resistance that this button is connected, and negative-phase input is inputted described predetermined voltage,
Described arithmetic logic unit be first with the door, described first with the door comprise N input, wherein each input links to each other with the output of a comparing unit;
The reset terminal of described timing unit links to each other with the output of door with first, its clock end input clock signal, its output output deadlock reset signal;
Described the second logical operation circuit be the 3rd with the door, an input of described the second logical operation circuit links to each other with the power enable signal that system produces, another input links to each other with the deadlock reset signal output of the described control module that resets, and its output links to each other with the Enable Pin of described electric power management circuit.
9. arbitrary described electronic equipment is characterized in that according to claim 1-8, and N equals 2.
10. electronic equipment according to claim 9 is characterized in that, described electronic equipment is bluetooth earphone or panel computer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210566176.4A CN103066969B (en) | 2012-12-24 | 2012-12-24 | A kind of electronic equipment with crash reset function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210566176.4A CN103066969B (en) | 2012-12-24 | 2012-12-24 | A kind of electronic equipment with crash reset function |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103066969A true CN103066969A (en) | 2013-04-24 |
| CN103066969B CN103066969B (en) | 2015-09-09 |
Family
ID=48109457
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210566176.4A Active CN103066969B (en) | 2012-12-24 | 2012-12-24 | A kind of electronic equipment with crash reset function |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103066969B (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105116984A (en) * | 2015-07-17 | 2015-12-02 | 开曼群岛威睿电通股份有限公司 | Tablet apparatus and tablet apparatus operation method |
| CN105425927A (en) * | 2015-12-29 | 2016-03-23 | 青岛歌尔声学科技有限公司 | Multi-key reset circuit and electronic product provided with same |
| CN105786534A (en) * | 2014-12-18 | 2016-07-20 | 联芯科技有限公司 | Information acquisition method and device |
| CN105975194A (en) * | 2016-05-05 | 2016-09-28 | 青岛海信移动通信技术股份有限公司 | Factory settings restoration method and apparatus |
| CN107220562A (en) * | 2017-07-10 | 2017-09-29 | 山东超越数控电子有限公司 | A kind of the anti-error of handheld device ruins key method |
| CN107272864A (en) * | 2017-05-05 | 2017-10-20 | 深圳市金立通信设备有限公司 | A kind of reset circuit, battery and electronic equipment |
| CN108173537A (en) * | 2018-01-02 | 2018-06-15 | 京东方科技集团股份有限公司 | Restart circuit and electronic equipment |
| CN109408292A (en) * | 2018-10-31 | 2019-03-01 | 迈普通信技术股份有限公司 | A kind of reset circuit and electronic equipment |
| CN111554399A (en) * | 2020-05-25 | 2020-08-18 | 出门问问信息科技有限公司 | Resetting method and device, electronic equipment and computer storage medium |
| CN113595558A (en) * | 2021-09-30 | 2021-11-02 | 杭州米芯微电子有限公司 | Multi-key judgment system based on LCD pin multiplexing |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100461635B1 (en) * | 1998-10-13 | 2005-04-06 | 주식회사 엘지이아이 | Reset circuit |
| CN101102348A (en) * | 2007-06-28 | 2008-01-09 | 中兴通讯股份有限公司 | A keyboard circuit and method for recognizing hand-held mobile device |
| CN102111467A (en) * | 2011-03-04 | 2011-06-29 | 惠州Tcl移动通信有限公司 | Mobile phone and key detection device thereof |
| CN202231872U (en) * | 2011-08-15 | 2012-05-23 | 中兴通讯股份有限公司 | Handheld mobile internet equipment and device for realizing equipment reset |
| CN102510275A (en) * | 2011-11-09 | 2012-06-20 | 无锡中星微电子有限公司 | Reset circuit and power management unit |
| CN102684667A (en) * | 2011-09-28 | 2012-09-19 | 中联重科股份有限公司 | Key signal input device, key signal input method and key board |
| CN202995614U (en) * | 2012-12-24 | 2013-06-12 | 无锡中星微电子有限公司 | Electronic equipment |
| CN103207655A (en) * | 2012-01-12 | 2013-07-17 | 宇龙计算机通信科技(深圳)有限公司 | Mobile terminal with reset function and reset method |
-
2012
- 2012-12-24 CN CN201210566176.4A patent/CN103066969B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100461635B1 (en) * | 1998-10-13 | 2005-04-06 | 주식회사 엘지이아이 | Reset circuit |
| CN101102348A (en) * | 2007-06-28 | 2008-01-09 | 中兴通讯股份有限公司 | A keyboard circuit and method for recognizing hand-held mobile device |
| CN102111467A (en) * | 2011-03-04 | 2011-06-29 | 惠州Tcl移动通信有限公司 | Mobile phone and key detection device thereof |
| CN202231872U (en) * | 2011-08-15 | 2012-05-23 | 中兴通讯股份有限公司 | Handheld mobile internet equipment and device for realizing equipment reset |
| CN102684667A (en) * | 2011-09-28 | 2012-09-19 | 中联重科股份有限公司 | Key signal input device, key signal input method and key board |
| CN102510275A (en) * | 2011-11-09 | 2012-06-20 | 无锡中星微电子有限公司 | Reset circuit and power management unit |
| CN103207655A (en) * | 2012-01-12 | 2013-07-17 | 宇龙计算机通信科技(深圳)有限公司 | Mobile terminal with reset function and reset method |
| CN202995614U (en) * | 2012-12-24 | 2013-06-12 | 无锡中星微电子有限公司 | Electronic equipment |
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105786534B (en) * | 2014-12-18 | 2019-03-12 | 联芯科技有限公司 | Information acquisition method and device |
| CN105786534A (en) * | 2014-12-18 | 2016-07-20 | 联芯科技有限公司 | Information acquisition method and device |
| CN105116984A (en) * | 2015-07-17 | 2015-12-02 | 开曼群岛威睿电通股份有限公司 | Tablet apparatus and tablet apparatus operation method |
| CN105116984B (en) * | 2015-07-17 | 2019-04-30 | 英特尔公司 | Board device and board device operating method |
| CN105425927A (en) * | 2015-12-29 | 2016-03-23 | 青岛歌尔声学科技有限公司 | Multi-key reset circuit and electronic product provided with same |
| CN105425927B (en) * | 2015-12-29 | 2019-03-12 | 歌尔智能科技有限公司 | More key reset circuits and electronic product with reset key |
| CN105975194A (en) * | 2016-05-05 | 2016-09-28 | 青岛海信移动通信技术股份有限公司 | Factory settings restoration method and apparatus |
| CN107272864A (en) * | 2017-05-05 | 2017-10-20 | 深圳市金立通信设备有限公司 | A kind of reset circuit, battery and electronic equipment |
| CN107220562A (en) * | 2017-07-10 | 2017-09-29 | 山东超越数控电子有限公司 | A kind of the anti-error of handheld device ruins key method |
| CN108173537A (en) * | 2018-01-02 | 2018-06-15 | 京东方科技集团股份有限公司 | Restart circuit and electronic equipment |
| CN108173537B (en) * | 2018-01-02 | 2021-12-31 | 京东方科技集团股份有限公司 | Restart circuit and electronic equipment |
| CN109408292A (en) * | 2018-10-31 | 2019-03-01 | 迈普通信技术股份有限公司 | A kind of reset circuit and electronic equipment |
| CN109408292B (en) * | 2018-10-31 | 2020-08-21 | 迈普通信技术股份有限公司 | Reset circuit and electronic equipment |
| CN111554399A (en) * | 2020-05-25 | 2020-08-18 | 出门问问信息科技有限公司 | Resetting method and device, electronic equipment and computer storage medium |
| CN113595558A (en) * | 2021-09-30 | 2021-11-02 | 杭州米芯微电子有限公司 | Multi-key judgment system based on LCD pin multiplexing |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103066969B (en) | 2015-09-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103066969A (en) | Electronic equipment | |
| CN202995614U (en) | Electronic equipment | |
| CN106604369B (en) | Terminal equipment with dual-mode switching function | |
| CN100401820C (en) | Cellular phone and operational mode switching method thereof | |
| CN104765466B (en) | The key control method and device of mobile terminal | |
| EP2629173A2 (en) | Method and system for powering usb device | |
| US9781682B2 (en) | Method for power-on control of mobile terminal | |
| US20150067365A1 (en) | Information processing apparatus, information processing system, and power control method | |
| WO2023061333A1 (en) | Bleeder circuit control method and apparatus, bleeder device, and electronic device | |
| CN202231872U (en) | Handheld mobile internet equipment and device for realizing equipment reset | |
| CN104503947B (en) | Multipath server and its signal processing method | |
| CN202995613U (en) | Crash resetting device | |
| CN102510275B (en) | Reset circuit and power management unit | |
| CN102253690B (en) | Computer integration device, system and method | |
| CN203117961U (en) | Dead halt monitoring and resetting device | |
| WO2024109026A1 (en) | Server interrupt operation execution method and apparatus, device, and storage medium | |
| CN102156417B (en) | Startup/shutoff control system and starting/shutoff control method | |
| CN107272864B (en) | Reset circuit, battery and electronic equipment | |
| CN103049063A (en) | Computer crash resetting device | |
| CN113535342A (en) | Switching method, wearable device and storage medium | |
| CN101202458A (en) | Power supply circuit | |
| CN103049347B (en) | Monitoring and resetting means crash | |
| CN105764128B (en) | The method for controlling power supply and device of mobile terminal | |
| CN103747335B (en) | A kind of changing method of smart television mode and device | |
| CN111384754B (en) | Charging method, charging device, storage medium and mobile terminal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP01 | Change in the name or title of a patent holder |
Address after: A 530 Taihu international science and Technology Park building 214135 Qingyuan Road in Jiangsu province Wuxi City District 10 layer Patentee after: WUXI ZHONGGAN MICROELECTRONIC CO., LTD. Address before: A 530 Taihu international science and Technology Park building 214135 Qingyuan Road in Jiangsu province Wuxi City District 10 layer Patentee before: Wuxi Vimicro Co., Ltd. |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20191105 Address after: The new Pearl Road District of Hefei City, Anhui province 230000 No. 8 Hefei 100 Plastic Co. Ltd. production building 1601 Patentee after: Hefei Sino Microelectronics Co., Ltd. Address before: A 530 Taihu international science and Technology Park building 214135 Qingyuan Road in Jiangsu province Wuxi City District 10 layer Patentee before: WUXI ZHONGGAN MICROELECTRONIC CO., LTD. |
|
| TR01 | Transfer of patent right |