CN202995613U - Crash resetting device - Google Patents
Crash resetting device Download PDFInfo
- Publication number
- CN202995613U CN202995613U CN 201220694040 CN201220694040U CN202995613U CN 202995613 U CN202995613 U CN 202995613U CN 201220694040 CN201220694040 CN 201220694040 CN 201220694040 U CN201220694040 U CN 201220694040U CN 202995613 U CN202995613 U CN 202995613U
- Authority
- CN
- China
- Prior art keywords
- circuit
- reset
- halted
- operating conditions
- deadlock state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Abstract
The utility model provides a crash resetting device which comprises a first circuit and a second circuit, wherein the first circuit does not have a crash state; the second circuit has a crash state and a normal working state; and the first circuit monitors the states of the second circuit, and controls the second circuit to recover to the normal working state when the second circuit is in the crash state. Compared with the prior art, the first circuit monitors the states of the second circuit, and controls the second circuit to recover to the normal working state when the second circuit is in the crash state, so that the crash resetting device is simple in resetting mode and easy to operate, and better user experience is brought to customers.
Description
[technical field]
The utility model relates to circuit design field, particularly a kind of system-halted reset device.
[background technology]
Various intelligence system of the prior art, for example, bluetooth earphone, panel computer, smart mobile phone, intelligent television, PC, notebook computer, individual Medical Devices etc., the processors that adopt are controlled more.At present, widely used processor has low-power consumption ARM (Advanced RISC Machine, be called for short ARM) core, intel CPU (Center Processor Unit), AMD CPU or MIPS (Million Instructions PerSecond) system etc., such as, ARM-A8.These processors may occur crashing when some abnormality.For example, when occurring serious lower a jumping on its supply voltage, when during perhaps due to variations such as neighbourhood noise or temperature, error in address appearred in access memory, perhaps owing to falling when causing some circuit moment loose contact, processor all may crash.And after the processor deadlock, usually need to start shooting again and could recover by the plug battery.And the smart machines such as existing bluetooth earphone, panel computer, because volume is very little, the very tight exquisiteness of its physical arrangement, the dismounting of inconvenient domestic consumer, unloading process very easily causes the physical unit loss, and therefore, domestic consumer generally can't dismantle battery.Although it is very little that the probability of deadlock occurs, if occur, consequence is very serious.Because battery is built-in, be inconvenient to dismantle, system is in the deadlock state always like this, until after the electric weight of battery depleted fully, then charge, the deadlock state could be resetted like this.Due to popular low power dissipation design all at present, battery is given out light voluntarily and is taken for a long time, makes like this customer experience very bad.
Therefore be necessary to provide a kind of improved technical scheme to overcome the problems referred to above.
[utility model content]
The purpose of this utility model is to provide a kind of system-halted reset device, when it the deadlock state occurs, can realize automatically reseting, and recovers normal operating conditions, thereby brings better user to experience to the client.
In order to address the above problem, the utility model provides a kind of system-halted reset device, it comprises the first circuit and second circuit, described the first circuit state that do not crash, described second circuit has deadlock state and normal operating conditions, described the first circuit is monitored the state of described second circuit, and when the deadlock state appearred in described second circuit, described the first circuit was controlled described second circuit and recovered normal operating conditions.
Further, be provided with communication channel between described the first circuit and described second circuit, described the first circuit regularly sends status request information to second circuit by described communication channel, if second circuit is replied the normal operation identification information by described communication channel, judge that second circuit is in normal operating conditions, if second circuit is not replied the normal operation identification information, judge that second circuit is in the deadlock state; Also be provided with reset passages between described the first circuit and described second circuit, when the deadlock state appearred in described second circuit, described the first circuit was controlled described second circuit by this reset passages and is recovered normal operating conditions.
Further, when the second circuit continuous several times is not replied the normal operation identification information, judge that just the deadlock state appears in second circuit.
Further, described communication channel comprises serial data line and the serial clock circuit that is arranged between described the first circuit and second circuit, described serial clock circuit is connected with power supply by the first resistance, and described tandem data circuit is connected with power supply by the second resistance.
Further, described reset passages connects the reset signal output terminal of the first circuit and the reset terminal of second circuit, when judging that second circuit is in the deadlock state, the first circuit enters normal operating conditions by the reset terminal of reset signal output terminal output reset signal to second circuit to reactivate second circuit.
Further, described the first circuit is electric power management circuit, and described second circuit is processor, and described system-halted reset device is used for bluetooth earphone.
Further, described reset passages connects the power output end of the first circuit and the power end of second circuit, described the first circuit provides power supply for second circuit, and when the deadlock state appearred in described second circuit, the power supply that the first circuit will offer second circuit restarted.
Further, described the first circuit is electric power management circuit, and described second circuit is processor, and described system-halted reset device is used for bluetooth earphone.
Compared with prior art, system-halted reset device in the utility model is monitored the state of second circuit by the first circuit, when the deadlock state appears in described second circuit, described the first circuit is controlled described second circuit and is recovered normal operating conditions, its reset mode is simple, easy to operate, thereby brings better user to experience to the client.
[description of drawings]
In order to be illustrated more clearly in the technical scheme of the utility model embodiment, during the below will describe embodiment, the accompanying drawing of required use is done to introduce simply, apparently, accompanying drawing in the following describes is only embodiment more of the present utility model, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.Wherein:
Fig. 1 is the structural representation of the system-halted reset device in first embodiment of the present utility model;
Fig. 2 a is the structural representation of the system-halted reset device in second embodiment of the present utility model;
Fig. 2 b is the structural representation of the system-halted reset device in the 3rd embodiment of the present utility model,
Fig. 3 a is the structural representation of the system-halted reset device in the 4th embodiment of the present utility model; With
Fig. 3 b is the structural representation of the system-halted reset device in the 5th embodiment of the present utility model.
[embodiment]
For above-mentioned purpose of the present utility model, feature and advantage can be become apparent more, below in conjunction with the drawings and specific embodiments, the utility model is described in further detail.
Alleged " embodiment " or " embodiment " refer to be contained in special characteristic, structure or the characteristic at least one implementation of the utility model herein.Different local in this manual " in one embodiment " that occur not are all to refer to same embodiment, neither be independent or the embodiment mutually exclusive with other embodiment optionally.Unless stated otherwise, herein connection, the word that the expression that is connected, joins is electrically connected all represents directly or indirectly to be electrical connected.
System-halted reset device in the utility model communicates by first circuit that can not crash and the second circuit that may crash, monitor with the state to second circuit, when finding that request that second circuit sends the first circuit can't respond, can judge that namely second circuit is in the deadlock state, then control described second circuit by described the first circuit and recover normal operating conditions, its reset mode is simple, easy to operate, thereby brings better user to experience to the client.
Please refer to shown in Figure 1ly, it is the circuit diagram of the system-halted reset device in first embodiment of the present utility model.Described system-halted reset device comprises the first circuit 110 and second circuit 120, described the first circuit 110 state that do not crash, described second circuit 120 has deadlock state and normal operating conditions, the state of 110 pairs of described second circuits 120 of described the first circuit is monitored, when the deadlock state appearred in described second circuit 120, described the first circuit 110 was controlled described second circuit 120 and is recovered normal operating conditions.
In the present embodiment, be provided with communication channel between described the first circuit 110 and described second circuit 120, described the first circuit 110 regularly sends status request information to second circuit 120 by described communication channel, if second circuit 120 is replied the normal operation identification information by described communication channel, judge that second circuit 120 is in normal operating conditions, if second circuit 120 is not replied the normal operation identification information, judge that second circuit 120 is in the deadlock state.For avoiding misinterpretation deadlock state, described the first circuit 110 can continuous several times send status request information to second circuit 120, when second circuit 120 continuous several times are not replied the normal operation identification information, judges that just the deadlock state appears in second circuit 120.
In the embodiment shown in fig. 1, also be provided with reset passages between described the first circuit 110 and described second circuit 120, when the deadlock state appearred in described second circuit 120, described the first circuit 110 was controlled described second circuit 120 by this reset passages and is recovered normal operating conditions.
Please refer to shown in Fig. 2 a, it is the circuit diagram of the system-halted reset device in second embodiment of the present utility model.In the present embodiment, the standard I 2C agreement that adopts described communication channel realizes the communication between the first circuit 110 and second circuit 120, be that described communication channel comprises the serial data line SDA(Serial Data that is arranged between described the first circuit 110 and second circuit 120) and serial time clock line SCL(SerialClock), described serial time clock line SCL is connected with power supply VH by the first resistance R ph1, and described serial data line SDA is connected with power supply VH by the second resistance R ph2.The first resistance R ph1 and the second resistance R ph2 are the pull-up resistor of I2C protocol requirement, and its resistance can be for 100 ohm to the value between 100K ohm.For simplified characterization, the utility model omits about described communication channel and adopts the principle of work of standard I 2C agreement to describe.In other embodiments, communication channel between the first circuit 110 and second circuit 120 also can adopt any communication protocol of prior art, also can any type of communicating requirement of self-defining, as long as can realize that the first circuit 110 sends status request information to second circuit 120, when second circuit 120 is in normal operating conditions (not being in the deadlock state), can replys the normal operation identification information to the first circuit 110 and get final product.For example, described communication channel can be only realized communication between the first circuit 110 and second circuit 120 by a signal line, such as, the first circuit 110 sends 4 bit serial binary data to second circuit 120 and represents status request information, and second circuit 120 is replied these serial datas and added 1 result and represent identification information working properly.If second circuit 120 is not replied correct data (normal operation identification information), be determined the deadlock state that is in.
In the embodiment shown in Fig. 2 a, described reset passages connects the reset signal output terminal POR of the first circuit 110 and the reset terminal RST of second circuit 120.When judging that second circuit 120 is in the deadlock state, the first circuit 110 enters normal operating conditions by the reset terminal RST of reset signal output terminal POR output reset signal to second circuit 120 to reactivate second circuit 120.
Please refer to shown in Fig. 2 b, it is the circuit diagram of the system-halted reset device in the 3rd embodiment of the present utility model.Its communication mode is identical with Fig. 2 a.The difference of itself and Fig. 2 a is, described reset passages connects the power output end VO of the first circuit 110 and the power end VDD of second circuit 120.That is to say, described the first circuit 110 provides power supply for second circuit 120, and when the deadlock state appearred in described second circuit 120, the power supply that the first circuit 110 will offer second circuit 120 restarted, so that second circuit 120 recovers normal operating conditions.The process of wherein restarting the supply voltage VDD of second circuit 120 is that the first circuit 110 is first closed the supply voltage VDD of second circuit 120, then controls the supply voltage VDD of second circuit 120 again from zero start to the normal voltage value.
The smart machines such as existing bluetooth earphone, panel computer, because volume is very little, the very tight exquisiteness of its physical arrangement, when it the deadlock state occurs, domestic consumer's inconvenience resets to it by the mode of plug battery, therefore, above-mentioned system-halted reset device can be applied to the smart machines such as bluetooth earphone, panel computer.
Please refer to shown in Fig. 3 a, it is the circuit diagram of the system-halted reset device in the 4th embodiment of the present utility model, and this deadlock resetting means is used for bluetooth earphone.The difference of itself and Fig. 2 a is, the first circuit is the electric power management circuit (Power Management Unit is called for short PMU) 310 in Bluetooth earphone system, and second circuit is the processor 320 in Bluetooth earphone system, for example, and ARM-A8.Because electric power management circuit 310 does not exist as complex state machine such as ARM, therefore, it the deadlock state can not occur.And processor 320 is when some abnormality, may occur crashing, for example, when occurring serious lower a jumping on its supply voltage, when perhaps in some situation, error in address appears in access memory during due to variations such as neighbourhood noise or temperature, perhaps owing to falling when causing some circuit moment loose contact, processor 320 all may crash.
For the ease of understanding, below specifically introduce the course of work of the system-halted reset device shown in Fig. 3 a.
Communication channel between electric power management circuit 310 and processor 320 adopts standard I 2C agreement.Reset passages between electric power management circuit 310 and processor 320 connects the reset signal output terminal POR of electric power management circuit 310 and the reset terminal RST of processor 320.Electric power management circuit 310 regularly sends status request information to processor 320 by described communication channel, if processor 320 is in normal operating conditions (not being in the deadlock state), it should reply electric power management circuit 310 1 fix informations (identification information namely works) by reset passages, if namely processor 320 is replied the normal operation identification information by described communication channel, decision processor 320 is in normal operating conditions; If processor 320 is in the deadlock state, it should reply the normal operation identification information by described communication channel according to pre-provisioning request, does not namely reply the normal operation identification information when processor 320, and decision processor 320 is in the deadlock state.At this moment, electric power management circuit 310 is given the reset terminal RST of described processor 320 by its reset signal output terminal POR output reset signal, described processor 320 is resetted, and namely reactivates described processor 320 and enters normal operating conditions.
Please refer to shown in Fig. 3 b, it is the circuit diagram of the system-halted reset device in the 5th embodiment of the present utility model.This deadlock resetting means is used for bluetooth earphone.The difference of itself and Fig. 3 a is, the reset passages between electric power management circuit 310 and processor 320 connects the power output end VO of electric power management circuit 310 and the power end VDD of processor 320.That is to say, described electric power management circuit 310 provides power supply for processor 320, when the deadlock state appearred in described processor 320, the power supply that described electric power management circuit 310 will offer processor 320 restarted, so that processor 320 recovers normal operating conditions.
In sum, system-halted reset device in the utility model communicates by first circuit 110 that can not crash and the second circuit 120 that may crash, so that the state of second circuit 120 is monitored, when finding that request that 120 pairs of the first circuit 110 of second circuit send can't respond, can judge that namely second circuit 120 is in the deadlock state, then control described second circuit 120 by described the first circuit 110 and recover normal operating conditions, its reset mode is simple, easy to operate, thereby brings better user to experience to the client.
Those of ordinary skill in affiliated field can be understood that, only above that the system-halted reset device in the utility model is applied to Bluetooth earphone system, in fact also the system-halted reset device in the utility model can be applied in other intelligent processor, so that its reset mode is simple, easy to operate, thereby bring better user to experience to the client.
In the utility model, the word that the expression such as " connection ", " being connected ", " company ", " connecing " is electrically connected if no special instructions, represents direct or indirect electric connection.CLK in accompanying drawing is clock signal, and DATA is data-signal.
It is pointed out that being familiar with any change that the person skilled in art does embodiment of the present utility model does not all break away from the scope of claims of the present utility model.Correspondingly, the scope of claim of the present utility model also is not limited only to previous embodiment.
Claims (7)
1. a system-halted reset device, is characterized in that, it comprises the first circuit and second circuit, described the first circuit state that do not crash, and described second circuit has deadlock state and normal operating conditions,
Described the first circuit is monitored the state of described second circuit, and when the deadlock state appearred in described second circuit, described the first circuit was controlled described second circuit and recovered normal operating conditions.
2. system-halted reset device according to claim 1, is characterized in that, is provided with communication channel between described the first circuit and described second circuit,
Described the first circuit regularly sends status request information to second circuit by described communication channel, if second circuit is replied the normal operation identification information by described communication channel, judge that second circuit is in normal operating conditions, if second circuit is not replied the normal operation identification information, judge that second circuit is in the deadlock state;
Also be provided with reset passages between described the first circuit and described second circuit, when the deadlock state appearred in described second circuit, described the first circuit was controlled described second circuit by this reset passages and is recovered normal operating conditions.
3. system-halted reset device according to claim 2, it is characterized in that, described communication channel comprises serial data line and the serial clock circuit that is arranged between described the first circuit and second circuit, described serial clock circuit is connected with power supply by the first resistance, and described tandem data circuit is connected with power supply by the second resistance.
4. according to claim 2-3 arbitrary described system-halted reset devices, it is characterized in that, described reset passages connects the reset signal output terminal of the first circuit and the reset terminal of second circuit, when judging that second circuit is in the deadlock state, the first circuit enters normal operating conditions by the reset terminal of reset signal output terminal output reset signal to second circuit to reactivate second circuit.
5. system-halted reset device according to claim 4, is characterized in that, described the first circuit is electric power management circuit, and described second circuit is processor, and described system-halted reset device is used for bluetooth earphone.
6. according to claim 2-3 arbitrary described system-halted reset devices, it is characterized in that, described reset passages connects the power output end of the first circuit and the power end of second circuit, described the first circuit provides power supply for second circuit, when the deadlock state appearred in described second circuit, the power supply that the first circuit will offer second circuit restarted.
7. system-halted reset device according to claim 6, is characterized in that, described the first circuit is electric power management circuit, and described second circuit is processor, and described system-halted reset device is used for bluetooth earphone.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220694040 CN202995613U (en) | 2012-12-14 | 2012-12-14 | Crash resetting device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220694040 CN202995613U (en) | 2012-12-14 | 2012-12-14 | Crash resetting device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202995613U true CN202995613U (en) | 2013-06-12 |
Family
ID=48566768
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201220694040 Expired - Lifetime CN202995613U (en) | 2012-12-14 | 2012-12-14 | Crash resetting device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202995613U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103049063A (en) * | 2012-12-14 | 2013-04-17 | 无锡中星微电子有限公司 | Computer crash resetting device |
| CN104156289A (en) * | 2014-07-09 | 2014-11-19 | 中国电子科技集团公司第三十二研究所 | Synchronous control method and system based on detection circuit |
| CN105204954A (en) * | 2015-09-17 | 2015-12-30 | 广东欧珀移动通信有限公司 | Method and terminal for processing dead halt state |
| WO2021213286A1 (en) * | 2020-04-24 | 2021-10-28 | 深圳市韶音科技有限公司 | Charging control circuit and acoustic output device |
-
2012
- 2012-12-14 CN CN 201220694040 patent/CN202995613U/en not_active Expired - Lifetime
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103049063A (en) * | 2012-12-14 | 2013-04-17 | 无锡中星微电子有限公司 | Computer crash resetting device |
| CN104156289A (en) * | 2014-07-09 | 2014-11-19 | 中国电子科技集团公司第三十二研究所 | Synchronous control method and system based on detection circuit |
| CN104156289B (en) * | 2014-07-09 | 2017-10-27 | 中国电子科技集团公司第三十二研究所 | Synchronous control method and system based on detection circuit |
| CN105204954A (en) * | 2015-09-17 | 2015-12-30 | 广东欧珀移动通信有限公司 | Method and terminal for processing dead halt state |
| CN105204954B (en) * | 2015-09-17 | 2019-02-22 | Oppo广东移动通信有限公司 | A kind of method and terminal handling crash state |
| WO2021213286A1 (en) * | 2020-04-24 | 2021-10-28 | 深圳市韶音科技有限公司 | Charging control circuit and acoustic output device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102292687B (en) | Providing power to an accessory during portable computing device hibernation | |
| JP2020074102A (en) | Power-saving mode for usb power transfer sourcing device | |
| KR102216484B1 (en) | Method and Apparatus for Controlling Battery Charging | |
| TWI494863B (en) | Dual-interface card reader module | |
| CN112449694B (en) | Load balancing in multiport power transfer applications | |
| EP2938137B1 (en) | Power management method and apparatus for network access module | |
| CN103066969B (en) | A kind of electronic equipment with crash reset function | |
| US20150236522A1 (en) | Usb charging system with variable charging voltage, charger and smart terminal | |
| CN102959487B (en) | Be provided for the wakeup logic waken up from low-power mode by electronic equipment | |
| JP2013531822A5 (en) | ||
| CN102651785A (en) | Remote wakeup of application processor of mobile device | |
| TW201133227A (en) | Power management method and related power management system | |
| CN202995613U (en) | Crash resetting device | |
| TW201742348A (en) | Method and device for controlling charging and electronic equipment having the same | |
| JP2011232901A (en) | Information device capable of reducing standby power and power control method | |
| CN104781754A (en) | Reduction of idle power in a communication port | |
| US20140084850A1 (en) | Host apparatus, user terminal apparatus, method of controlling charger, and method of communication using the same | |
| CN101853970A (en) | Method and device for charging through universal serial bus (USB) interface | |
| US20140334364A1 (en) | Remote wake-up system and method | |
| CN202995614U (en) | Electronic equipment | |
| JP2016201909A (en) | Electrical apparatus and control method therefor | |
| CN103049063A (en) | Computer crash resetting device | |
| US11947481B2 (en) | Terminal and type C interface anti-corrosion method | |
| CN203117961U (en) | Dead halt monitoring and resetting device | |
| EP2674833B1 (en) | Method, system and device for a usb data card with u disk function to enter sleep state |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 214028 10th Floor, Area A, 530 Building, Qingyuan Road, Taihu International Science Park, Wuxi New District, Jiangsu Province Patentee after: Zgmicro Corporation Address before: 214028 10th Floor, Area A, 530 Building, Qingyuan Road, Taihu International Science Park, Wuxi New District, Jiangsu Province Patentee before: WUXI VIMICRO Corp. |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20130612 |