CN102969350A - Trench gate IGBT (Insulated Gate Bipolar Transistor) chip - Google Patents

Trench gate IGBT (Insulated Gate Bipolar Transistor) chip Download PDF

Info

Publication number
CN102969350A
CN102969350A CN2012105209245A CN201210520924A CN102969350A CN 102969350 A CN102969350 A CN 102969350A CN 2012105209245 A CN2012105209245 A CN 2012105209245A CN 201210520924 A CN201210520924 A CN 201210520924A CN 102969350 A CN102969350 A CN 102969350A
Authority
CN
China
Prior art keywords
trench gate
igbt chip
gate type
type igbt
charge carrier
Prior art date
Application number
CN2012105209245A
Other languages
Chinese (zh)
Other versions
CN102969350B (en
Inventor
刘国友
覃荣震
黄建伟
Original Assignee
株洲南车时代电气股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株洲南车时代电气股份有限公司 filed Critical 株洲南车时代电气股份有限公司
Priority to CN201210520924.5A priority Critical patent/CN102969350B/en
Publication of CN102969350A publication Critical patent/CN102969350A/en
Application granted granted Critical
Publication of CN102969350B publication Critical patent/CN102969350B/en

Links

Abstract

The invention discloses a trench gate IGBT (Insulated Gate Bipolar Transistor) chip, which comprises at least one cell, wherein the cell comprises a collector metal electrode, a P+ collector region, an N- drift region, a P- base region, a P+ ohmic contact region, an N+ source region, a gate oxide layer, a polysilicon gate and a gate metal electrode which are arranged successively, and an emitter metal electrode arranged above the P+ ohmic contact region. The trench gate IGBT chip also comprises a first N-type carrier buried layer and/or a second N-type carrier buried layer. The polysilicon gate of the trench gate IGBT chip adopts a trench gate structure. The first N-type carrier buried layer is located below the P- base region. The second N-type carrier buried layer is located below the gate oxide layer at the bottom of the trench-type polysilicon gate. The trench gate IGBT chip has the beneficial effects that the compromise relation between conduction pressure drop and turn-off loss of the IGBT is reduced, lower power consumption is realized, and thus the power density, the operating junction temperature and the long-term reliability of the IGBT chip are increased.

Description

A kind of trench gate type igbt chip

Technical field

The present invention relates to a kind of semiconductor IGBT(Insulted Gate Bipolar Transistor, insulated gate bipolar transistor) chip structure, especially relate to a kind of trench gate type igbt chip structure with dual hole barrier effect.

Background technology

Igbt (IGBT) has that on-state voltage drop is low, current capacity is large, input impedance is high, fast response time and the simple characteristics of control, is widely used in industry, information, new forms of energy, medical science, traffic, military affairs and aviation field.In order to reduce the conduction voltage drop of IGBT, people adopt trench gate structure, and raceway groove from laterally becoming vertically, has been eliminated R in the conducting resistance JFETImpact.Dwindled simultaneously the cellular size, greatly improved cellular density, the raceway groove overall width of each chip increases, and has reduced channel resistance.On the other hand, because the polysilicon gate area increases, reduce distributed resistance, be conducive to improve switching speed.Be conventional trench gate IGBT as shown in Figure 1, comprise emitter 1, gate pole 2, P-trap 3, N drift region 4, N buffering area 5 and collector electrode 6.

The IGBT of a new generation is towards high power density more, high workload junction temperature more, and the future development of low-power consumption more, and well-known, there are contradictory relation in conduction voltage drop Vceon and the turn-off power loss of IGBT.Because the conductivity modulation effect of IGBT after all, be the large conductivity modulation effect of injection efficiency energy enhance device when conducting, reduce conduction voltage drop, yet when turn-offing, it is compound that a large amount of minority carriers needs the longer time to finish, and increased turn-off power loss.In order to improve this contradictory relation, people are devoted to the injection efficiency of IGBT is studied, and reduce on the one hand the hole injection efficiency of IGBT collector electrode (anode), improve on the other hand the electron injection efficiency of emitter (negative electrode).Can improve well the conduction voltage drop of IGBT and the tradeoff of turn-off power loss like this.At present, for trench gate IGBT, mainly contain the method for following several change emitters (negative electrode) electron injection efficiency:

The first structure is IEGT(Injection Enhanced Gate Transistor as shown in Figure 2, electron injection enhancement gate pole transistor) structure.Because the cellular of IGBT is parallel-connection structure, the emitter of its each cellular also is in parallel.The emitter of cellular is carried out selectivity do not draw (not being fully) and carry out parallel connection, just formed like this a hole accumulation region below the emitter of not drawing, correspondingly, the injection of electronics just has been enhanced.This structure is invented in 1993 by Toshiba, and further improves in 1998.

The second structure as shown in Figure 3, Mitsubishi is on the basis of IGBT, by the change (width, N+ source area and P+ collector area) of cellular having been proposed the structure of similar IEGT.The cellular width of this structure is several times of normal IGBT cellular, be provided with the N+ source area between two trench gate in single cellular, the doping content lower (P-) of corresponding below, this zone collector area is to reach electron injection enhancement effect (IE-effect).Can be described as by to the change of IGBT cellular to reach the effect of IEGT.

Foregoing various technology has all strengthened the conductivity modulation effect of IGBT to a certain extent, thereby reduced conduction voltage drop, but these schemes all are only to have single hole barrier effect (only have the potential barrier blocking effect or only have the physical barriers effect).Yet in order further to improve the power density of IGBT, working junction temperature and long-term reliability need to continue optimization and reduce the conduction voltage drop of IGBT and the tradeoff of turn-off power loss, realize lower power consumption.For this reason, need to continue the structure of research and improvement trench gate IGBT to realize this purpose.

Summary of the invention

The purpose of this invention is to provide a kind of trench gate type igbt chip, improved the power density of igbt chip, working junction temperature, and the reliability of long-term work, improved simultaneously the conductivity modulation effect of igbt chip to reduce conduction voltage drop, do not improve again simultaneously the injection efficiency of the few son in hole, thereby optimize and reduced the conduction voltage drop of igbt chip and the tradeoff of turn-off power loss, realized lower power consumption.

In order to realize the foregoing invention purpose, the present invention specifically provides a kind of technic relization scheme of trench gate type igbt chip, a kind of trench gate type igbt chip, comprise at least one cellular, cellular comprises: the collector electrode metal electrode that is arranged in order, P+ collector area, N-drift region, P-base, P+ ohmic contact regions, N+ source area, gate oxide, polysilicon gate, emitter metal electrode and gate metal electrode, and the emitter metal electrode that is arranged on P+ ohmic contact regions top.The polysilicon gate of trench gate type igbt chip adopts trench gate structure.Trench gate type igbt chip also comprises N-type charge carrier buried regions, and N-type charge carrier buried regions comprises the first N-type charge carrier buried regions, and the first N-type charge carrier buried regions is positioned at the below of P-base.

In order to realize the foregoing invention purpose, the present invention also specifically provides the technic relization scheme of another trench gate type igbt chip, comprise at least one cellular, cellular comprises: the collector electrode metal electrode that is arranged in order, P+ collector area, N-drift region, P-base, P+ ohmic contact regions, N+ source area, gate oxide, polysilicon gate, emitter metal electrode and gate metal electrode, and the emitter metal electrode that is arranged on P+ ohmic contact regions top.The polysilicon gate of trench gate type igbt chip adopts trench gate structure.Trench gate type igbt chip also comprises N-type charge carrier buried regions, and N-type charge carrier buried regions comprises the second N-type charge carrier buried regions, and the second N-type charge carrier buried regions is positioned at the below of gate oxide of the polysilicon gate bottom of channel shaped.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, N-type charge carrier buried regions also comprises the first N-type charge carrier buried regions, and the first N-type charge carrier buried regions is positioned at the below of P-base.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, trench gate type igbt chip also comprises dielectric buried layer, and dielectric buried layer is positioned at the periphery, below of P-base, with the intersection of the first N-type charge carrier buried regions.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, trench gate type igbt chip also comprises dielectric buried layer, and dielectric buried layer is positioned at the below of the first N-type charge carrier buried regions, nestles up the first N-type charge carrier buried regions setting.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the doping content of N-type charge carrier buried regions is 8E15/cm 3~2E16/cm 3

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the junction depth of N-type charge carrier buried regions is 0.5um~2um.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the width of the first N-type charge carrier buried regions is identical with the width of P-base.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the width of the second N-type charge carrier buried regions is identical with the width of polysilicon gate.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the shape that the first N-type charge carrier buried regions is overlooked on the direction in chip front side is identical with the shape of P-base.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the shape that the second N-type charge carrier buried regions is overlooked on the direction in chip front side is identical with the shape of polysilicon gate.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the first N-type charge carrier buried regions is overlooked from chip front side in single cellular scope and is shaped as bar shaped or square or regular hexagon or circle or triangle or arbitrary polygon on the direction.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the second N-type charge carrier buried regions is overlooked from chip front side in single cellular scope and is shaped as bar shaped or square or regular hexagon or circle or triangle or arbitrary polygon on the direction.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, trench gate type igbt chip also comprises N resilient coating district, and N resilient coating district is positioned between N-drift region and the P+ collector area.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the backing material of trench gate type igbt chip is the semiconductor material with wide forbidden band that comprises Si semi-conducting material or SiC or GaN or diamond.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the doping content of backing material is 8E12/cm 3~5E14/cm 3

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the thickness of backing material is 60um~750um.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the material of dielectric buried layer is for comprising SiO 2Or nitrogen oxide is at interior insulating material.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, dielectric buried layer is positioned at the first N-type charge carrier buried regions.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the thickness of dielectric buried layer is 0.1um~1.5um.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the gate oxide noncontact of dielectric buried layer and polysilicon gate bottom.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the spacing between dielectric buried layer and the gate oxide is 0.2um~1um.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the even thickness setting of dielectric buried layer.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the shape of dielectric buried layer is identical with the shape that the first N-type charge carrier buried regions is overlooked on the direction in chip front side.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, dielectric buried layer is overlooked in chip front side in single cellular scope and is shaped as bar shaped or square or regular hexagon or circle or triangle or arbitrary polygon on the direction.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, dielectric buried layer is set to a plurality ofly overlook the combination that direction is shaped as the figure of vertical bar or horizontal stripe or circle or arbitrary polygon from chip front side in single cellular.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, a plurality of figures of dielectric buried layer in single cellular are the combination of an identical figure.

Further improvement as the another kind of trench gate type of the present invention igbt chip technical scheme is in contact with one another between a plurality of figures of dielectric buried layer in single cellular.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the thick 0.2um~1.5um of thickness at the Thickness Ratio middle part of two ends of dielectric buried layer.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, two ends of dielectric buried layer or wherein any one end be provided with downward termination.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the middle part of dielectric buried layer is provided with a plurality of downward terminations.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the thickness of the termination of dielectric buried layer is identical or not identical.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the width of the termination of dielectric buried layer is identical or not identical.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, the spacing between the termination of dielectric buried layer is identical or not identical.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, when trench gate type igbt chip comprises plural cellular, be provided with the first N-type charge carrier buried regions at all cellulars or the part cellular of trench gate type igbt chip.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, when trench gate type igbt chip comprises plural cellular, be provided with the second N-type charge carrier buried regions at all cellulars or the part cellular of trench gate type igbt chip.

As the further improvement of the another kind of trench gate type of the present invention igbt chip technical scheme, when trench gate type igbt chip comprises plural cellular, be provided with dielectric buried layer at all cellulars or the part cellular of trench gate type igbt chip.

By implementing the technical scheme of a kind of trench gate type of the invention described above igbt chip, have following technique effect:

The present invention proposes a kind of trench gate igbt chip structure with dual hole barrier effect, can be simultaneously potential barrier be played near the hole the IGBT emitter and stop effect with physical barriers.Compare with substance blocking effect structure, this chip structure can improve the hole concentration of IGBT emitter near zone widely.Correspondingly, greatly improved the electron injection efficiency at this place, thereby further strengthened the conductivity modulation effect of IGBT drift region, made the conduction voltage drop of IGBT less, final more excellent conduction voltage drop and the tradeoff of turn-off power loss of obtaining.

Description of drawings

In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art, the below will do to introduce simply to the accompanying drawing of required use in embodiment or the description of the Prior Art, apparently, accompanying drawing in the following describes only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.

Fig. 1 is the structural representation of a kind of conventional trench gate type IGBT of prior art.

Fig. 2 is the transistorized structural representation of a kind of electron injection enhancement gate pole of prior art.

Fig. 3 is the structural representation of a kind of similar electron injection enhancement gate pole transistor structure devices of prior art.

Fig. 4 is the longitudinal profile structural representation of single cellular in a kind of embodiment of trench gate type igbt chip of the present invention.

Fig. 5 is the plan structure schematic diagram of N-type charge carrier buried regions in the single cellular of a kind of embodiment of trench gate type igbt chip of the present invention.

Fig. 6 is the plan structure schematic diagram of N-type charge carrier buried regions in a plurality of cellulars of a kind of embodiment of trench gate type igbt chip of the present invention.

Fig. 7 is the plan structure schematic diagram of N-type charge carrier buried regions in a plurality of cellulars of the another kind of embodiment of trench gate type igbt chip of the present invention.

Fig. 8 is the plan structure schematic diagram of N-type charge carrier buried regions in a plurality of cellulars of the third embodiment of trench gate type igbt chip of the present invention.

Fig. 9 is the plan structure schematic diagram of dielectric buried layer in the single cellular of a kind of embodiment of trench gate type igbt chip of the present invention.

Figure 10 is the plan structure schematic diagram of dielectric buried layer in a plurality of cellulars of a kind of embodiment of trench gate type igbt chip of the present invention.

Figure 11 is the plan structure schematic diagram of dielectric buried layer in a plurality of cellulars of the another kind of embodiment of trench gate type igbt chip of the present invention.

Figure 12 is the longitudinal profile structural representation of the single cellular of the another kind of embodiment of trench gate type igbt chip of the present invention.

Figure 13 is the plan structure schematic diagram of the single cellular medium of the another kind of embodiment of trench gate type igbt chip of the present invention buried regions.

Figure 14 is the cross-sectional view of the single cellular medium of a kind of embodiment of trench gate type igbt chip of the present invention buried regions.

Figure 15 is the longitudinal profile structural representation of the single cellular of the third embodiment of trench gate type igbt chip of the present invention.

Figure 16 is the conduction voltage drop contrast schematic diagram of the present invention and the conventional trench gate type of prior art IGBT.

Among the figure: 1-emitter, 2-gate pole, 3-P-trap, 4-N drift region, the 5-N buffering area, 6-collector electrode, 10-N-drift region, 11-N resilient coating district, the 12-P+ collector area, 13-P-base, 14-P+ ohmic contact regions, the 15-N+ source area, 16-the first N-type charge carrier buried regions, 17-the second N-type charge carrier buried regions, the 20-gate oxide, 21-dielectric buried layer, 30-polysilicon gate, 40-collector electrode metal electrode, 41-emitter metal electrode, 42-gate metal electrode.

Embodiment

Below in conjunction with the accompanying drawing in the embodiment of the invention, the technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment only is a part of embodiment of the present invention, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that obtains under the creative work prerequisite.

To shown in the accompanying drawing 16, provided the specific embodiment of a kind of trench gate type of the present invention igbt chip such as accompanying drawing 4, the invention will be further described below in conjunction with the drawings and specific embodiments.

The cross-sectional view of single cellular in a kind of embodiment of trench gate type igbt chip of the present invention as shown in Figure 12, trench gate type igbt chip generally includes a plurality of cellulars, adopts the insulated gate bipolar transistor of this chip structure to have dual hole barrier effect.Technical scheme shown in the accompanying drawing 12 is: a kind of trench gate type igbt chip, comprise at least one cellular, cellular comprises: collector electrode metal electrode 40, P+ collector area 12, N-drift region 10, P-base 13, P+ ohmic contact regions 14, N+ source area 15, gate oxide 20, polysilicon gate 30, emitter metal electrode 41 and gate metal electrode 42.Collector electrode metal electrode 40, P+ collector area 12, N-drift region 10, P-base 13, P+ ohmic contact regions 14, N+ source area 15, gate oxide 20, polysilicon gate 30 and gate metal electrode 42 are arranged in order from bottom to up.The top of P+ ohmic contact regions 14 is provided with emitter metal electrode 41.The polysilicon gate 30 of insulated gate bipolar transistor (IGBT) chip further adopts trench gate structure.The first N-type charge carrier buried regions 16 is set below the P-base 13 of the single cellular of trench gate type igbt chip, and/or the second N-type charge carrier buried regions 17 is set, and at the intersection of P-base 13 and the first N-type charge carrier buried regions 16 dielectric buried layer 21 is set below polysilicon gate 30.When adopting the IGBT conducting of structure of the present invention, the potential barrier that near the hole the IGBT emitter is subject to N-type charge carrier buried regions stops, and the dual barrier effect of the physical barriers of dielectric buried layer 21.Therefore, improved widely the hole concentration of IGBT emitter near zone, correspondingly improved the electron injection efficiency at this place, thereby further strengthened the conductivity modulation effect of IGBT drift region near this end of emitter, make the conduction voltage drop of IGBT less, final more excellent conduction voltage drop and the tradeoff of turn-off power loss of obtaining.

The dual hole barrier principle that trench gate type igbt chip of the present invention adopts is: when the IGBT forward conduction, be injected into the minority carrier hole of N-drift region 10 from the P+ collector area 12 at IGBT back, can be by N-drift region 10 near P-base 13 motions (being extracted by P-base 13) the IGBT emitter.When arriving N-type charge carrier buried regions, because the barrier effect of potential barrier, holoe carrier is stopped, gathers near N-type charge carrier buried regions, has correspondingly increased electron injection efficiency.After the hole sees through N-type charge carrier buried regions, also continue to be subject to the physical barriers of dielectric buried layer 21, proceed to gather, further increase electron injection efficiency.Because the hole is subject to dual stopping, can form more and gather, electron injection efficiency is just larger, and conductivity modulation effect is just stronger.

In the cutaway view as shown in Figure 12, igbt chip is followed successively by collector electrode metal electrode 40, P+ collector area 12, N resilient coating district 11(from top to bottom can be had, if having, then vertical pressure-resistance structure of device is SPT, Soft-Punch Through, soft punch-through, also claim FS, field stop, electric field cut-off structure, perhaps LPT, Low-Punch Through, weak punch-through, perhaps TPT, Thin-Punch through, thin punch-through etc.Can not have yet, if do not have, then vertical pressure-resistance structure of device is NPT, Non-Punch through, non-punch-through), N-drift region 10, N-type charge carrier buried regions (comprising the first N-type charge carrier buried regions 16 and the second N-type charge carrier buried regions 17), dielectric buried layer 21, P-base 13, P+ ohmic contact regions 14, N+ source area 15, gate oxide 20, polysilicon gate 30, emitter metal electrode 41 and gate metal electrode 42.Wherein, this that is provided with emitter metal electrode 41 and gate metal electrode 42 simultaneously is the front of trench gate type igbt chip of the present invention, and be provided with collector electrode metal electrode 40 this simultaneously be the reverse side of trench gate type igbt chip.

As shown in Figure 8, cellular a only has the first N-type charge carrier buried regions 16, and cellular b does not have the first N-type charge carrier buried regions 16 and the second N-type charge carrier buried regions 17, and cellular c only has the second N-type charge carrier buried regions 17, existing the first N-type charge carrier buried regions 16 has again the second N-type charge carrier buried regions 17 among the cellular d.Here only take the hexagon cellular as example, also applicable to the cellular of other shapes.

The backing material of trench gate type igbt chip of the present invention can be common Si semi-conducting material or the wide bandgap semiconductor materials such as SiC, GaN and diamond.The doping content of backing material is 8E12/cm 3~5E14/cm 3Thickness is 60um~750um.

Shown in a kind of embodiment of accompanying drawing 12, the trench gate type igbt chip structure with dual hole barrier effect adopts the combination of N-type charge carrier buried regions and dielectric buried layer 21.Specific as follows:

1, N-type charge carrier buried regions

(A1) N-type charge carrier buried regions comprises first and second two parts, first's (the first N-type charge carrier buried regions 16) is positioned at the below of P-base 13, and second portion (the second N-type charge carrier buried regions 17) is positioned at the below of gate oxide 20 of polysilicon gate 30 bottoms of channel shaped.As shown in Figure 4, these two parts can have simultaneously, also can only have one of them.

(A2) on the basis of A1, the first N-type charge carrier buried regions 16 and/or the second N-type charge carrier buried regions 17 can arrange each cellular of IGBT, and also can select arbitrarily N(N is integer, the cellular of 1≤N≤igbt chip sum) individual cellular arranges.

(A3) doping content of the first N-type charge carrier buried regions 16 and/or the second N-type charge carrier buried regions 17 is 8E15/cm 3~2E16/cm 3, the concentration of the first N-type charge carrier buried regions 16 and/or the second N-type charge carrier buried regions 17 can be identical, also can be different.

(A4) junction depth of the first N-type charge carrier buried regions 16 and/or the second N-type charge carrier buried regions 17 is 0.5um~2um, and the junction depth of the first N-type charge carrier buried regions 16 and/or the second N-type charge carrier buried regions 17 can be identical, also can be different.

(A5) width of the width of the first N-type charge carrier buried regions 16 and P-base 13 (shown in accompanying drawing 4,12,15 chip longitudinal sectional drawing) is identical, and the width of the second N-type charge carrier buried regions 17 is identical with the width of polysilicon gate 30.Need to prove that because polysilicon gate 30 is almost identical with the width of gate oxide 20, generally about 0.1um, therefore from accompanying drawing, the width of the second N-type charge carrier buried regions 17 and the width of gate oxide 20 also are basic identical to the thickness that gate oxidation is 20 layers.

(A6) shown in accompanying drawing 5,6 and 7, the shape of the first N-type charge carrier buried regions 16 and the shape of P-base 13 (are overlooked direction overlooking on the direction, from facing down of igbt chip) identical, the shape of the second N-type charge carrier buried regions 17 and the shape of polysilicon gate 30 overlook on the direction identical.Particularly, the first N-type charge carrier buried regions 16 and/or the second N-type charge carrier buried regions 17 can be bar shaped or square or regular hexagon or circle or triangle or other polygons (vertical view as shown in accompanying drawing 5, accompanying drawing 6 and accompanying drawing 7 there is shown bar shaped, square and regular hexagon).If the shape of P-base 13 is square, the first N-type charge carrier buried regions 16 also is square; If the shape of P-base 13 is regular hexagons, then the first N-type charge carrier buried regions 16 also is regular hexagon; If the shape of P-base 13 is other shapes, the shape of the first N-type charge carrier buried regions 16 is also identical with it.Shown in accompanying drawing 5 and 12, the width L1 of the first N-type charge carrier buried regions 16 equals the width L4 of P-base 13, and the width L2 of the second N-type charge carrier buried regions 17 equals the width L5 of polysilicon gate 30.

2, dielectric buried layer 21:

(B1) material of dielectric buried layer 21 is SiO 2, the insulating material such as nitrogen oxide.

(B2) dielectric buried layer 21 is positioned at the below of P-base 13 and the intersection of the first N-type charge carrier buried regions 16.

(B3) thickness of dielectric buried layer 21 is 0.1um~1.5um, is positioned at the first N-type charge carrier buried regions 16.

(B4) as shown in Figure 12, the two ends of dielectric buried layer 21 do not contact with the gate oxide of trench gate 20, and spacing is 0.2um~1um.

(B5) shape of dielectric buried layer 21 is identical with the shape of the first N-type charge carrier buried regions 16, particularly, can be bar shaped or square or regular hexagon or circle or triangle or other polygons (vertical view as shown in accompanying drawing 9, accompanying drawing 10 and accompanying drawing 11 there is shown bar shaped, square and regular hexagon).

(B6) as shown in Figure 13, the shape of dielectric buried layer 21 can also be: be a plurality of vertical bars or horizontal stripe or circle or arbitrary polygon in single cellular.Can be repeated by a kind of figure of shape to arrange, also can be the combination setting of the figure of various shape.Do not contact (spacing in the B4 requirement) with gate oxide 20 as long as guarantee the edge of dielectric buried layer 21, can contact between dielectric buried layer 21 figures and the figure, can not contact yet.

(B7) as shown in Figure 14, on the basis of (B6), the thickness of dielectric buried layer 21 can evenly arrange, and also can inhomogeneously arrange.Be specially: from its cutaway view, the thick 0.2um~1.5um of thickness in the middle of the Thickness Ratio at two ends (setting is not up considered down in the termination) can arrange downward termination in two ends, can also only downward termination be set at one end, a plurality of downward terminations can also be set in the centre.The thickness of each termination can be identical, also can be not identical.The width of each termination can be identical, also can be not identical.Spacing between the termination can be identical, also can be not identical.Such shape is stronger to the blocking effect in hole.

In addition, dielectric buried layer 21 also can carry out the selectivity setting, namely can dielectric buried layer 21 all be set to all cellulars, also can dielectric buried layer 21 be set to the part cellular, can be with reference to the selectivity setting of aforesaid the first N-type charge carrier buried regions 16 and/or the second N-type charge carrier buried regions 17.

As shown in Figure 15, as another kind of execution mode, trench gate type IGBT structure with dual hole barrier effect it is also contemplated that the information such as the associated shape of N-type charge carrier buried regions and dielectric buried layer 21, concentration, thickness the same (comprising the possible situation of aforesaid institute), just on the lengthwise position dielectric buried layer 21 is displaced downwardly to the first N-type charge carrier buried regions 16 below, nestle up the first N-type charge carrier buried regions 16 and arrange.Shown in accompanying drawing 9 and 12, in single cellular, the width of dielectric buried layer 21 is L3.

As shown in Figure 16, be the trench gate type IGBT(D line of routine), only have the trench gate type IGBT(C line of N-type charge carrier buried regions), only have the trench gate type IGBT(B line of dielectric buried layer 21) and trench gate type IGBT(A line with dual hole barrier effect) the contrast of conduction voltage drop.Can find out that the conduction voltage drop with trench gate type IGBT of dual hole barrier effect is significantly reduced.

The present invention proposes a kind of trench gate type IGBT structure with dual hole barrier effect, utilizes the potential barrier of N-type charge carrier buried regions to stop, and the physical barriers of dielectric buried layer 21.Dual hole barrier effect is so that near the hole concentration the IGBT emitter improves greatly, and the conductivity modulation effect in the N-drift region 10 of IGBT strengthens greatly, thereby greatly reduces the conduction voltage drop of IGBT.The present invention goes out to send the enhancing conductivity modulation effect from improving IGBT emitter electron injection efficiency, thereby when reducing the IGBT forward voltage drop, and what impact turn-off time of IGBT is not had.In addition, dielectric buried layer 21 can be arranged on the PN junction place between P-base 13 and the N-type charge carrier buried regions, has reduced as much as possible relevant ghost effect.

The above only is preferred embodiment of the present invention, is not the present invention is done any pro forma restriction.Although the present invention discloses as above with preferred embodiment, yet is not to limit the present invention.Any those of ordinary skill in the art, do not breaking away from the technical solution of the present invention scope situation, all can utilize method and the technology contents of above-mentioned announcement that technical solution of the present invention is made many possible changes and modification, or be revised as the equivalent embodiment of equivalent variations.Therefore, every content that does not break away from technical solution of the present invention, any simple modification of above embodiment being done according to technical spirit of the present invention, be equal to replacements, equivalence changes and modify, all still belong in the scope that technical solution of the present invention protects.

Claims (38)

1. trench gate type igbt chip, comprise at least one cellular, it is characterized in that, described cellular comprises: the collector electrode metal electrode (40) that is arranged in order, P+ collector area (12), N-drift region (10), P-base (13), P+ ohmic contact regions (14), N+ source area (15), gate oxide (20), polysilicon gate (30) and gate metal electrode (42), and the emitter metal electrode (41) that is arranged on described P+ ohmic contact regions (14) top; The polysilicon gate (30) of described trench gate type igbt chip adopts trench gate structure; Described trench gate type igbt chip also comprises N-type charge carrier buried regions, and described N-type charge carrier buried regions comprises the first N-type charge carrier buried regions (16), and described the first N-type charge carrier buried regions (16) is positioned at the below of P-base (13).
2. trench gate type igbt chip, comprise at least one cellular, it is characterized in that, described cellular comprises: the collector electrode metal electrode (40) that is arranged in order, P+ collector area (12), N-drift region (10), P-base (13), P+ ohmic contact regions (14), N+ source area (15), gate oxide (20), polysilicon gate (30) and gate metal electrode (42), and the emitter metal electrode (41) that is arranged on described P+ ohmic contact regions (14) top; The polysilicon gate (30) of described trench gate type igbt chip adopts trench gate structure; Described trench gate type igbt chip also comprises N-type charge carrier buried regions, described N-type charge carrier buried regions comprises the second N-type charge carrier buried regions (17), and described the second N-type charge carrier buried regions (17) is positioned at the below of gate oxide (20) of polysilicon gate (30) bottom of channel shaped.
3. a kind of trench gate type igbt chip according to claim 2, it is characterized in that: described N-type charge carrier buried regions also comprises the first N-type charge carrier buried regions (16), described the first N-type charge carrier buried regions (16) is positioned at the below of P-base (13).
4. according to claim 1 or 3 described a kind of trench gate type igbt chips, it is characterized in that: described trench gate type igbt chip also comprises dielectric buried layer (21), described dielectric buried layer (21) is positioned at the periphery, below of P-base (13), with the intersection of the first N-type charge carrier buried regions (16).
5. according to claim 1 or 3 described a kind of trench gate type igbt chips, it is characterized in that: described trench gate type igbt chip also comprises dielectric buried layer (21), described dielectric buried layer (21) is positioned at the below of the first N-type charge carrier buried regions (16), nestles up the setting of the first N-type charge carrier buried regions (16).
6. the described a kind of trench gate type igbt chip of arbitrary claim according to claim 1-3, it is characterized in that: the doping content of described N-type charge carrier buried regions is 8E15/cm 3~2E16/cm 3
7. the described a kind of trench gate type igbt chip of arbitrary claim according to claim 1-3, it is characterized in that: the junction depth of described N-type charge carrier buried regions is 0.5um~2um.
8. according to claim 1 or 3 described a kind of trench gate type igbt chips, it is characterized in that: the width of described the first N-type charge carrier buried regions (16) is identical with the width of P-base (13).
9. according to claim 2 or 3 described a kind of trench gate type igbt chips, it is characterized in that: the width of described the second N-type charge carrier buried regions (17) is identical with the width of polysilicon gate (30).
10. according to claim 1 or 3 described a kind of trench gate type igbt chips, it is characterized in that: the shape that described the first N-type charge carrier buried regions (16) is overlooked on the direction in chip front side is identical with the shape of P-base (13).
11. according to claim 2 or 3 described a kind of trench gate type igbt chips, it is characterized in that: the shape that described the second N-type charge carrier buried regions (17) is overlooked on the direction in chip front side is identical with the shape of polysilicon gate (30).
12. a kind of trench gate type igbt chip according to claim 10 is characterized in that: described the first N-type charge carrier buried regions (16) is overlooked from chip front side in single cellular scope and is shaped as bar shaped or square or regular hexagon or circle or triangle or arbitrary polygon on the direction.
13. a kind of trench gate type igbt chip according to claim 11 is characterized in that: described the second N-type charge carrier buried regions (17) is overlooked from chip front side in single cellular scope and is shaped as bar shaped or square or regular hexagon or circle or triangle or arbitrary polygon on the direction.
14. according to claim 1-3, the described a kind of trench gate type igbt chip of arbitrary claim in 12,13, it is characterized in that: described trench gate type igbt chip also comprises N resilient coating district (11), and described N resilient coating district (11) is positioned between N-drift region (10) and the P+ collector area (12).
15. according to claim 1-3, the described a kind of trench gate type igbt chip of arbitrary claim in 12,13, it is characterized in that: the backing material of described trench gate type igbt chip is the semiconductor material with wide forbidden band that comprises Si semi-conducting material or SiC or GaN or diamond.
16. a kind of trench gate type igbt chip according to claim 15, it is characterized in that: the doping content of described backing material is 8E12/cm 3~5E14/cm 3
17. a kind of trench gate type igbt chip according to claim 16, it is characterized in that: the thickness of described backing material is 60um~750um.
18. a kind of trench gate type igbt chip according to claim 4, it is characterized in that: the material of described dielectric buried layer (21) is for comprising SiO 2Or nitrogen oxide is at interior insulating material.
19. a kind of trench gate type igbt chip according to claim 5, it is characterized in that: the material of described dielectric buried layer (21) is for comprising SiO 2Or nitrogen oxide is at interior insulating material.
20. a kind of trench gate type igbt chip according to claim 4 is characterized in that: described dielectric buried layer (21) is positioned at the first N-type charge carrier buried regions (16).
21. according to claim 18, the described a kind of trench gate type igbt chip of arbitrary claim in 19,20, it is characterized in that: the thickness of described dielectric buried layer (21) is 0.1um~1.5um.
22. according to claim 18, the described a kind of trench gate type igbt chip of arbitrary claim in 19,20, it is characterized in that: gate oxide (20) noncontact of described dielectric buried layer (21) and polysilicon gate (30) bottom.
23. a kind of trench gate type igbt chip according to claim 22 is characterized in that: the spacing between described dielectric buried layer (21) and the gate oxide (20) is 0.2um~1um.
24. according to claim 18, the described a kind of trench gate type igbt chip of arbitrary claim in 19,20, it is characterized in that: the even thickness setting of described dielectric buried layer (21).
25. according to claim 18, the described a kind of trench gate type igbt chip of arbitrary claim in 19,20, it is characterized in that: the shape of described dielectric buried layer (21) is identical with the shape that the first N-type charge carrier buried regions (16) is overlooked on the direction in chip front side.
26. according to claim 18, the described a kind of trench gate type igbt chip of arbitrary claim in 19,20,23, it is characterized in that: described dielectric buried layer (21) overlooking from chip front side in single cellular scope is shaped as bar shaped or square or regular hexagon or circle or triangle or arbitrary polygon on the direction.
27. a kind of trench gate type igbt chip according to claim 26 is characterized in that: described dielectric buried layer (21) is set to a plurality ofly overlook the combination that direction is shaped as the figure of vertical bar or horizontal stripe or circle or arbitrary polygon in chip front side in single cellular.
28. a kind of trench gate type igbt chip according to claim 26 is characterized in that: a plurality of figures of described dielectric buried layer (21) in single cellular are the combination of an identical figure.
29. according to claim 27 or 28 described a kind of trench gate type igbt chips, it is characterized in that: be in contact with one another between a plurality of figures of described dielectric buried layer (21) in single cellular.
30. according to claim 18, the described a kind of trench gate type igbt chip of arbitrary claim in 19,20, it is characterized in that: the thick 0.2um~1.5um of thickness at the Thickness Ratio middle part of (21) two ends of described dielectric buried layer.
31. according to claim 18, the described a kind of trench gate type igbt chip of arbitrary claim in 19,20, it is characterized in that: two ends of described dielectric buried layer (21) or wherein any one end be provided with downward termination.
32. according to claim 18, the described a kind of trench gate type igbt chip of arbitrary claim in 19,20, it is characterized in that: the middle part of described dielectric buried layer (21) is provided with a plurality of downward terminations.
33. a kind of trench gate type igbt chip according to claim 32, it is characterized in that: the thickness of the termination of described dielectric buried layer (21) is identical or not identical.
34. a kind of trench gate type igbt chip according to claim 32, it is characterized in that: the width of the termination of described dielectric buried layer (21) is identical or not identical.
35. a kind of trench gate type igbt chip according to claim 32, it is characterized in that: the spacing between the termination of described dielectric buried layer (21) is identical or not identical.
36. according to claim 1,3,12, the described a kind of trench gate type igbt chip of arbitrary claim among 18-20,23,27,28, the 33-35, it is characterized in that: when described trench gate type igbt chip comprises plural cellular, be provided with the first N-type charge carrier buried regions (16) at all cellulars or the part cellular of described trench gate type igbt chip.
37. according to claim 2, the described a kind of trench gate type igbt chip of arbitrary claim in 3,13, it is characterized in that: when described trench gate type igbt chip comprises plural cellular, be provided with the second N-type charge carrier buried regions (17) at all cellulars or the part cellular of described trench gate type igbt chip.
38. according to claim 18,19,20,23,27,28, the described a kind of trench gate type igbt chip of arbitrary claim among the 33-35, it is characterized in that: when described trench gate type igbt chip comprises plural cellular, be provided with dielectric buried layer (21) at all cellulars or the part cellular of described trench gate type igbt chip.
CN201210520924.5A 2012-12-07 2012-12-07 A kind of trench gate igbt chip CN102969350B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210520924.5A CN102969350B (en) 2012-12-07 2012-12-07 A kind of trench gate igbt chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210520924.5A CN102969350B (en) 2012-12-07 2012-12-07 A kind of trench gate igbt chip

Publications (2)

Publication Number Publication Date
CN102969350A true CN102969350A (en) 2013-03-13
CN102969350B CN102969350B (en) 2016-04-20

Family

ID=47799371

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210520924.5A CN102969350B (en) 2012-12-07 2012-12-07 A kind of trench gate igbt chip

Country Status (1)

Country Link
CN (1) CN102969350B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103489906A (en) * 2013-09-16 2014-01-01 电子科技大学 Insulated gate bipolar semiconductor device
CN105633139A (en) * 2016-03-23 2016-06-01 无锡新洁能股份有限公司 IGBT device with carrier storage structure and manufacturing method of IGBT device
CN110504311A (en) * 2019-08-29 2019-11-26 电子科技大学 A kind of IGBT with short-circuit self-shield ability

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10294461A (en) * 1997-04-21 1998-11-04 Toyota Central Res & Dev Lab Inc Insulation gate type semiconductor element
US5894149A (en) * 1996-04-11 1999-04-13 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having high breakdown voltage and method of manufacturing the same
CN101997030A (en) * 2009-08-17 2011-03-30 力士科技股份有限公司 Trench metal-oxide-semiconductor field effect transistor (MOSFET) with shallow trench structure and manufacturing method thereof
JP2011233806A (en) * 2010-04-30 2011-11-17 Mitsubishi Electric Corp Insulated gate semiconductor device and method of manufacturing the same
CN102779847A (en) * 2012-07-18 2012-11-14 电子科技大学 Carrier stored groove bipolar transistor

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5894149A (en) * 1996-04-11 1999-04-13 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having high breakdown voltage and method of manufacturing the same
JPH10294461A (en) * 1997-04-21 1998-11-04 Toyota Central Res & Dev Lab Inc Insulation gate type semiconductor element
CN101997030A (en) * 2009-08-17 2011-03-30 力士科技股份有限公司 Trench metal-oxide-semiconductor field effect transistor (MOSFET) with shallow trench structure and manufacturing method thereof
JP2011233806A (en) * 2010-04-30 2011-11-17 Mitsubishi Electric Corp Insulated gate semiconductor device and method of manufacturing the same
CN102779847A (en) * 2012-07-18 2012-11-14 电子科技大学 Carrier stored groove bipolar transistor

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103489906A (en) * 2013-09-16 2014-01-01 电子科技大学 Insulated gate bipolar semiconductor device
CN105633139A (en) * 2016-03-23 2016-06-01 无锡新洁能股份有限公司 IGBT device with carrier storage structure and manufacturing method of IGBT device
CN105633139B (en) * 2016-03-23 2019-02-15 无锡新洁能股份有限公司 IGBT device and its manufacturing method with carrier storage organization
CN110504311A (en) * 2019-08-29 2019-11-26 电子科技大学 A kind of IGBT with short-circuit self-shield ability

Also Published As

Publication number Publication date
CN102969350B (en) 2016-04-20

Similar Documents

Publication Publication Date Title
USRE47198E1 (en) Power semiconductor device
US10103221B2 (en) Power semiconductor device
US9299695B2 (en) Semiconductor device
US8441046B2 (en) Topside structures for an insulated gate bipolar transistor (IGBT) device to achieve improved device performances
JP5087272B2 (en) Semiconductor device
US9087893B2 (en) Superjunction semiconductor device with reduced switching loss
JP5697891B2 (en) Reverse conductive semiconductor device
CN104051509B (en) With the bigrid trench IGBT for burying the shielding of floating P types
US7531888B2 (en) Integrated latch-up free insulated gate bipolar transistor
US9214536B2 (en) Lateral insulated gate bipolar transistor
US8148773B2 (en) Power semiconductor devices integrated with clamp diodes having separated gate metal pads to avoid breakdown voltage degradation
CN102832216B (en) Semiconductor device including insulated gate bipolar transistor and diode
CN102842598B (en) Improved sawtooth electric field drift region structure for power semiconductor device
JP4136778B2 (en) Insulated gate bipolar transistor
KR20040083732A (en) MOS-gated transistor having improved UIS capability
CN101849288B (en) Semiconductor device
US9064925B2 (en) Power semiconductor device
TWI433316B (en) Charge balance insulated gate bipolar transistor
EP2345081B1 (en) Reverse-conducting semiconductor device
JPH10284718A (en) Insulated gate type thyristor
JP2013149798A (en) Silicon carbide semiconductor device
US9627521B1 (en) Trench IGBT with tub-shaped floating P-well and hole drains to P-body regions
JP2004022941A (en) Semiconductor device
US9571087B2 (en) Method of operating a reverse conducting IGBT
DE102006050338A1 (en) Semiconductor component i.e. insulated gate bipolar transistor, has drift zone including region that passes through region of semiconductor component in polarity of charge carriers and another region in reverse polarity

Legal Events

Date Code Title Description
PB01 Publication
C06 Publication
SE01 Entry into force of request for substantive examination
C10 Entry into substantive examination
GR01 Patent grant
C14 Grant of patent or utility model
CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: The age of 412001 in Hunan Province, Zhuzhou Shifeng District Road No. 169

Patentee after: ZHUZHOU CRRC TIMES ELECTRIC Co.,Ltd.

Address before: 412001 Hunan Province, Zhuzhou Shifeng District Tian Xin era Road No. 169

Patentee before: ZHUZH CSR TIMES ELECTRIC Co.,Ltd.

TR01 Transfer of patent right

Effective date of registration: 20201021

Address after: 412001 Room 309, floor 3, semiconductor third line office building, Tianxin hi tech park, Shifeng District, Zhuzhou City, Hunan Province

Patentee after: Zhuzhou CRRC times Semiconductor Co.,Ltd.

Address before: The age of 412001 in Hunan Province, Zhuzhou Shifeng District Road No. 169

Patentee before: ZHUZHOU CRRC TIMES ELECTRIC Co.,Ltd.

TR01 Transfer of patent right