CN102870212B - 具有自对准介电帽的互连结构的结构和制造方法 - Google Patents

具有自对准介电帽的互连结构的结构和制造方法 Download PDF

Info

Publication number
CN102870212B
CN102870212B CN201180022085.8A CN201180022085A CN102870212B CN 102870212 B CN102870212 B CN 102870212B CN 201180022085 A CN201180022085 A CN 201180022085A CN 102870212 B CN102870212 B CN 102870212B
Authority
CN
China
Prior art keywords
ild layer
metallization level
opening
face
cap layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201180022085.8A
Other languages
English (en)
Other versions
CN102870212A (zh
Inventor
D·V·霍拉克
野上毅
S·波诺斯
C-c·杨
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Core Usa Second LLC
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN102870212A publication Critical patent/CN102870212A/zh
Application granted granted Critical
Publication of CN102870212B publication Critical patent/CN102870212B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76832—Multiple layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H01L23/53295—Stacked insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

提供具有自对准介电帽的互连结构。在衬底上形成至少一个金属化层级。在所述金属化层级上选择性沉积介电帽。

Description

具有自对准介电帽的互连结构的结构和制造方法
技术领域
本发明大体而言涉及互连结构的制造，更具体而言涉及在铜互连上的自对准介电帽的形成。
背景技术
介电帽被用于铜互连中作为铜扩散阻挡层。介电帽也可作为氧扩散阻挡层以防止铜的氧化。介电帽确保良好的电迁移性能；然而，常规使用的诸如碳化硅（SiC）和碳氮化硅（SiCN）的介电帽的介电常数高（例如，5-7）。该介电帽实质上促成电阻电容（Resistive Capacitive;RC）延迟。期望具有用于电容减小和性能改善的自对准介电帽。
发明内容
在本发明的第一方面中，一种形成器件的方法包括提供衬底。所述方法还包括在所述衬底上形成至少一个金属化层级（metallization level）。所述方法还包括在所述金属化层级上选择性沉积介电帽。
在本发明的第二方面中，一种形成器件的方法包括提供衬底。所述方法包括在所述衬底上方形成第一ILD层，其中所述第一ILD层具有顶面和第一开口。所述方法包括在所述第一开口中沉积第一金属衬里（liner）。所述方法包括在所述第一开口中形成第一金属化层级。所述方法包括在所述第一ILD层的所述顶面上形成第一帽层。所述方法包括在所述第一帽层上方形成第二ILD层，其中所述第二ILD层具有顶面和延伸到所述第一金属化层级中的第二开口。所述方法包括在所述顶面上和所述第二开口中沉积第二金属衬里。所述方法包括在所述第二开口中形成第二金属化层级。所述方法包括执行对所述第二金属化层级的CMP，其中所述第二金属化层级的顶部与所述第二金属衬里的顶部共面（co-planar）。所述方法还包括在所述第二金属化层级上形成第二帽层。所述方法还包括从所述第二ILD层的所述顶面去除所述第二金属衬里。
在本发明的又一方面中，一种器件包括衬底。所述器件还包括在所述衬底上的至少一个金属化层级。所述器件还包括在所述金属化层级上选择性沉积的介电帽。
在本发明的再一方面中，一种器件包括衬底。所述器件包括形成在所述衬底上方的第一ILD层，其中所述第一ILD层具有顶面和第一开口。所述器件包括沉积在所述第一开口中的第一金属衬里。所述器件包括形成在所述第一开口中的第一金属化层级。所述器件包括形成在所述第一ILD层的所述顶面上的第一帽层。所述器件包括形成在所述第一帽层上方的第二ILD层，其中所述第二ILD层具有顶面和延伸到所述第一金属化层级中的第二开口。所述器件包括沉积在所述第二开口中的第二金属衬里。所述器件还包括形成在所述第二开口中的第二金属化层级，其中所述第二金属化层级与所述第二ILD层的所述顶面共面。所述器件还包括形成在所述第二金属化层级上的第二帽层。
附图说明
参考附图在下面的详细说明中说明本发明，其中附图示出了本发明的示例性实施例的非限制性实例。
图1示出了根据本发明的实施例的起始互连结构；
图2示出了根据本发明的实施例的处理步骤和中间互连结构；
图3示出了根据本发明的实施例的处理步骤和最终互连结构；
图4示出了根据本发明的第二实施例的最终互连结构；
图5示出了根据本发明的第三实施例的最终互连结构；以及
图6示出了根据本发明的第四实施例的最终互连结构。
具体实施方式
图1示出了根据本发明的实施例的起始互连结构10。可以使用常规工艺在衬底15上形成互连结构10。互连结构10可包括下伏的（underlying）金属化层级或器件层级20、帽层25、层级间介电层（ILD）30、金属衬里31以及铜金属化层级32。下伏的金属化层级20可包括但不限于铜（Cu）、铝（Al）、钨（W）和其它低电阻率半导体兼容金属。帽层25可包括但不限于碳氮化硅（SiCN）、氮化硅（SiN）和碳化硅（SiC）。ILD层30可包括但不限于：碳掺杂的氧化硅（SiCOH）、多孔SiCOH以及氧化硅（SiO）。金属衬里31可包括但不限于氮化钽（TaN）和钽（Ta）的叠层。执行化学机械平面化（CMP）以去除铜，CMP在场衬里区域停止。将衬里31a保持在所述场区域中。衬里31a不被抛光。在衬里抛光之前停止CMP。
参考图2，可在铜金属化层级32上选择性沉积介电帽35。发现等离子体增强化学气相沉积（PECVD）碳氮化硅（SiCN）（例如nBLoK）具有选择特性。观察到nBLoK在TaN和/或Ta上不会大量沉积。由于介电帽沉积的选择性本质，nBLoK仅在铜金属化层级32上沉积，且不会在衬里31a上沉积。通过PECVD、化学气相沉积（CVD）或原子层沉积（ALD）或任何已知的或后来开发的工艺进行沉积的其它介电帽材料（例如SiN和SiC）可被调整为具有该选择性沉积特性。介电帽35的厚度可近似为5nm至100nm。
参考图3，在场区域中回蚀刻且去除衬里31a。可使用低偏置（bias）含氟等离子体或任何已知的或后来开发的工艺。可使用氟基化学物质（例如四氟化碳（CF4））反应离子蚀刻（RIE）来去除衬里31a。该化学物质还可去除介电帽35的一部分。这可作为影响介电帽35的初始沉积厚度的因素。还可使用氟化氙（XeF）气体去除衬里31a。XeF气体将衬里31a选择性地去除到介电帽35。随后可沉积下一层级ILD且使用常规工艺继续进行该构造。
图4示出了根据本发明的第二实施例的互连结构400。对图3所示的结构执行ILD 30的选择性蚀刻。这导致在铜金属化层级32的侧壁衬里31之间形成沟槽38。该沟槽可具有范围为约50nm至500nm的深度。该沟槽可具有约2:1的纵横比（深度:宽度比）。自对准介电帽35用作该选择性蚀刻的蚀刻硬掩膜。ILD 30可为碳掺杂的氧化硅（SiCOH）、多孔SiCOH或氧化硅（SiO）。对于SiCOH，可执行灰化蚀刻。对于SiO，可执行DHF。可执行非保形的（non-conformal）下一层级ILD沉积，从而产生气隙（air-gap）形状。铜金属化层级32受到保护。可使用如在共同受让的、名称为“Sub-lithographic Dimensioned Air Gap Formation and RelatedStructure”、序列号为US20090200636A1的美国专利公开中所述的工艺来形成气隙形状，通过引用将该美国专利公开的全部内容并入本文中。
图5示出了根据本发明的第三实施例的互连结构500。可沉积包括但不限于氮化硅（SiN）的非选择性保形介电材料，且随后使用常规工艺对该保形介电材料进行回蚀刻，产生间隔物（spacer）39。间隔物厚度（所沉积的）可大于或等于侧壁衬里31的厚度。间隔物39在ILD蚀刻期间为侧壁衬里31提供保护。
图6示出了根据本发明的第四实施例的互连结构600。在选择性介电帽35的沉积之前，可在铜金属化层级32中形成凹陷（recess）40。凹陷40可具有范围为约5nm至100nm的深度。介电帽35的厚度可近似为5nm至100nm。可在仅铜CMP之后形成凹陷40（如图1所示）。这产生跨过不同线宽的均匀的介电帽厚度，且提供增加的互连可靠性。在介电帽35的选择性沉积之后，可以使用相同工艺进行衬里回蚀刻（如图3所示）。可使用如在共同受让的、名称为“Copper Recess Process with Applicationto Selective Capping and Electroless Plating”的序列号为6,975,032的美国专利中所述的工艺来形成铜凹陷，通过引用将该美国专利的全部内容并入本文中。
如上所述的方法被用于集成电路芯片的制造。所产生的集成电路芯片可由制造者以裸晶片（raw wafer）形式（即，作为具有多个未封装的芯片的单个晶片）、作为裸管芯（bare die）或以封装形式进行分配。在后一种情况下，芯片被安装在单芯片封装（例如，具有被附到母板的引线的塑料载体，或其它较高级载体）或多芯片封装（例如，具有表面互连和掩埋互连中的一者或两者的陶瓷载体）中。在任何情况下，芯片随后与其它芯片、分立电路元件和/或其它信号处理器件集成，作为（a）诸如母板的中间产品或者（b）最终产品的任一者的部分。最终产品可为包括集成电路芯片的任何产品，其范围为从玩具和其它低端应用到具有显示器、键盘或其它输入装置和中央处理器的高级计算机产品。
对本发明的描述是为了示例和说明的目的而给出的，但并不旨在穷举或以所公开的形式对发明进行限制。在不脱离本发明的范围和精神的情况下，许多修改和变更对于本领域技术人员而言是显而易见的。选择且描述该实施例以便最好地解释本发明的原理和实际应用，且使本领域其他普通技术人员理解具有各种修改的各种实施例的本发明，这些修改适于设想的具体使用。

Claims (18)

1.一种形成器件的方法，包括：
提供衬底；
在所述衬底上方形成第一ILD层，其中所述第一ILD层具有顶面和第一开口；
在所述第一开口中沉积第一金属衬里；
在所述第一开口中形成第一金属化层级；
在所述第一ILD层的所述顶面上形成第一帽层；
在所述第一帽层上方形成第二ILD层，其中所述第二ILD层具有顶面和延伸到所述第一金属化层级中的第二开口；
在所述顶面上和所述第二开口中沉积第二金属衬里；
在所述第二开口中形成第二金属化层级；
执行对所述第二金属化层级的CMP，其中所述第二金属化层级的顶部与所述第二金属衬里的顶部共面；
在所述第二金属化层级上形成第二帽层；以及
从所述第二ILD层的所述顶面去除所述第二金属衬里。
2.根据权利要求1的方法，其中所述在所述第二金属化层级上形成第二帽层的步骤包括选择性沉积介电帽。
3.根据权利要求2的方法，其中通过化学气相沉积(CVD)和原子层沉积(ALD)中的一者选择性沉积所述介电帽。
4.根据权利要求3的方法，其中所述介电帽选自碳氮化硅(SiCN)、氮化硅(SiN)和碳化硅(SiC)。
5.根据权利要求1的方法，其中所述从所述第二ILD层的所述顶面去除所述第二金属衬里的步骤包括执行四氟化碳(CF4)反应离子蚀刻(RIE)及氟化氙(XeF)气体蚀刻中的一者。
6.根据权利要求1的方法，其中所述第二ILD层选自碳掺杂的氧化硅(SiCOH)、多孔SiCOH和氧化硅(SiO)。
7.根据权利要求1的方法，其中所述第二金属衬里为氮化钽(TaN)和钽(Ta)的叠层中的一种。
8.根据权利要求1的方法，其中所述第二金属化层级为铜。
9.根据权利要求1的方法，还包括邻近所述第二帽层形成间隔物。
10.根据权利要求1的方法，还包括在所述在所述第二金属化层级上形成第二帽层的步骤之前在所述第二ILD层的所述顶面下方的所述第二金属化层级中形成凹陷。
11.根据权利要求1的方法，还包括在所述第二ILD层中形成至少一个沟槽。
12.根据权利要求11的方法，其中所述在所述第二ILD层中形成至少一个沟槽的步骤包括执行对所述第二ILD层的选择性蚀刻。
13.一种器件，包括：
衬底；
第一ILD层，其形成在所述衬底上方，其中所述第一ILD层具有顶面和第一开口；
第一金属衬里，其沉积在所述第一开口中；
第一金属化层级，其形成在所述第一开口中；
第一帽层，其形成在所述第一ILD层的所述顶面上；
第二ILD层，其形成在所述第一帽层上方，其中所述第二ILD层具有顶面和延伸到所述第一金属化层级中的第二开口；
第二金属衬里，其沉积在所述第二开口中；
第二金属化层级，其形成在所述第二开口中，其中所述第二金属化层级与所述第二ILD层的所述顶面共面；以及
第二帽层，其形成在所述第二金属化层级上。
14.根据权利要求13的器件，其中所述第二金属化层级包括铜。
15.根据权利要求13的器件，还包括邻近所述第二帽层形成的间隔物。
16.根据权利要求13的器件，其中所述第二金属化层级在所述第二ILD层的所述顶面下方凹陷。
17.根据权利要求13的器件，还包括在所述第二ILD层中形成的至少一个沟槽。
18.根据权利要求13的器件，其中所述第二帽层选自碳氮化硅(SiCN)、氮化硅(SiN)和碳化硅(SiC)。
CN201180022085.8A 2010-05-04 2011-03-21 具有自对准介电帽的互连结构的结构和制造方法 Expired - Fee Related CN102870212B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/773,306 2010-05-04
US12/773,306 US8404582B2 (en) 2010-05-04 2010-05-04 Structure and method for manufacturing interconnect structures having self-aligned dielectric caps
PCT/US2011/029127 WO2011139417A2 (en) 2010-05-04 2011-03-21 Structure and method for manufacturing interconnect structures having self-aligned dielectric caps

Publications (2)

Publication Number Publication Date
CN102870212A CN102870212A (zh) 2013-01-09
CN102870212B true CN102870212B (zh) 2015-06-10

Family

ID=44901409

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201180022085.8A Expired - Fee Related CN102870212B (zh) 2010-05-04 2011-03-21 具有自对准介电帽的互连结构的结构和制造方法

Country Status (8)

Country Link
US (1) US8404582B2 (zh)
EP (1) EP2567400B1 (zh)
JP (1) JP5647727B2 (zh)
CN (1) CN102870212B (zh)
GB (1) GB201220842D0 (zh)
MX (1) MX2012008755A (zh)
TW (1) TWI497591B (zh)
WO (1) WO2011139417A2 (zh)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8304906B2 (en) * 2010-05-28 2012-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Partial air gap formation for providing interconnect isolation in integrated circuits
FR2960700B1 (fr) * 2010-06-01 2012-05-18 Commissariat Energie Atomique Procede de lithographie pour la realisation de reseaux de conducteurs relies par des vias
TW201145493A (en) * 2010-06-01 2011-12-16 Chipmos Technologies Inc Silicon wafer structure and multi-chip stack structure
US9484469B2 (en) 2014-12-16 2016-11-01 International Business Machines Corporation Thin film device with protective layer
US9406872B1 (en) 2015-11-16 2016-08-02 International Business Machines Corporation Fabricating two-dimensional array of four-terminal thin film devices with surface-sensitive conductor layer
US9536832B1 (en) * 2015-12-30 2017-01-03 International Business Machines Corporation Junctionless back end of the line via contact
US9847252B2 (en) 2016-04-12 2017-12-19 Applied Materials, Inc. Methods for forming 2-dimensional self-aligned vias
KR102687971B1 (ko) 2016-11-28 2024-07-25 삼성전자주식회사 반도체 장치 및 그 제조 방법
US10770286B2 (en) * 2017-05-08 2020-09-08 Asm Ip Holdings B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US10515896B2 (en) * 2017-08-31 2019-12-24 Taiwan Semiconductor Manufacturing Co., Ltd. Interconnect structure for semiconductor device and methods of fabrication thereof
US10734234B2 (en) 2017-12-18 2020-08-04 International Business Machines Corporation Metal cut patterning and etching to minimize interlayer dielectric layer loss
US11018087B2 (en) 2018-04-25 2021-05-25 International Business Machines Corporation Metal interconnects
US11170992B2 (en) * 2018-04-27 2021-11-09 Tokyo Electron Limited Area selective deposition for cap layer formation in advanced contacts
US10770395B2 (en) 2018-11-01 2020-09-08 International Business Machines Corporation Silicon carbide and silicon nitride interconnects
US20220157708A1 (en) * 2020-11-17 2022-05-19 Intel Corporation Vertical metal splitting using helmets and wrap-around dielectric spacers
US20230055272A1 (en) * 2021-08-19 2023-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor interconnection structures and methods of forming the same
CN116190209B (zh) * 2023-02-27 2024-03-22 粤芯半导体技术股份有限公司 低介电常数介质层及金属互连结构的制作方法

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8028A (en) * 1851-04-08 Hokse-poweb
US4206254A (en) * 1979-02-28 1980-06-03 International Business Machines Corporation Method of selectively depositing metal on a ceramic substrate with a metallurgy pattern
US6153901A (en) * 1999-01-26 2000-11-28 Lucent Technologies Inc. Integrated circuit capacitor including anchored plug
US6169010B1 (en) * 1999-01-26 2001-01-02 Lucent Technologies Inc. Method for making integrated circuit capacitor including anchored plug
US6342733B1 (en) 1999-07-27 2002-01-29 International Business Machines Corporation Reduced electromigration and stressed induced migration of Cu wires by surface coating
US6611060B1 (en) 1999-10-04 2003-08-26 Kabushiki Kaisha Toshiba Semiconductor device having a damascene type wiring layer
JP4906214B2 (ja) * 2000-03-10 2012-03-28 エフ イー アイ カンパニ 差分スパッタリング速度を減少する装置及び方法
US6975032B2 (en) * 2002-12-16 2005-12-13 International Business Machines Corporation Copper recess process with application to selective capping and electroless plating
US6905964B2 (en) 2003-01-09 2005-06-14 Chartered Semiconductor Manufacturing Ltd. Method of fabricating self-aligned metal barriers by atomic layer deposition on the copper layer
JP4152202B2 (ja) * 2003-01-24 2008-09-17 Ｎｅｃエレクトロニクス株式会社 半導体装置の製造方法
JP2004327561A (ja) * 2003-04-22 2004-11-18 Ebara Corp 基板処理方法及び基板処理装置
US6893959B2 (en) 2003-05-05 2005-05-17 Infineon Technologies Ag Method to form selective cap layers on metal features with narrow spaces
US20040248400A1 (en) 2003-06-09 2004-12-09 Kim Sun-Oo Composite low-k dielectric structure
US7008871B2 (en) 2003-07-03 2006-03-07 International Business Machines Corporation Selective capping of copper wiring
US7193323B2 (en) 2003-11-18 2007-03-20 International Business Machines Corporation Electroplated CoWP composite structures as copper barrier layers
JP2006024698A (ja) 2004-07-07 2006-01-26 Toshiba Corp 半導体装置及びその製造方法
US7217651B2 (en) * 2004-07-28 2007-05-15 Intel Corporation Interconnects with interlocks
US7390739B2 (en) * 2005-05-18 2008-06-24 Lazovsky David E Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region
EP1820214A2 (en) 2004-12-01 2007-08-22 Koninklijke Philips Electronics N.V. A method of forming an interconnect structure on an integrated circuit die
US7422983B2 (en) 2005-02-24 2008-09-09 International Business Machines Corporation Ta-TaN selective removal process for integrated device fabrication
US7538434B2 (en) 2005-03-08 2009-05-26 Taiwan Semiconductor Manufacturing Company, Ltd. Copper interconnection with conductive polymer layer and method of forming the same
WO2007061134A1 (ja) * 2005-11-24 2007-05-31 Nec Corporation 多孔質絶縁膜の形成方法、半導体装置の製造装置、半導体装置の製造方法及び半導体装置
TW200735274A (en) * 2005-12-29 2007-09-16 Koninkl Philips Electronics Nv Reliability improvement of metal-interconnect structure by capping spacers
JP2007184347A (ja) * 2006-01-05 2007-07-19 Renesas Technology Corp 半導体装置およびその製造方法
US7517736B2 (en) * 2006-02-15 2009-04-14 International Business Machines Corporation Structure and method of chemically formed anchored metallic vias
US7528066B2 (en) * 2006-03-01 2009-05-05 International Business Machines Corporation Structure and method for metal integration
JP2007335578A (ja) * 2006-06-14 2007-12-27 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
DE102006035645B4 (de) * 2006-07-31 2012-03-08 Advanced Micro Devices, Inc. Verfahren zum Ausbilden einer elektrisch leitfähigen Leitung in einem integrierten Schaltkreis
KR100752195B1 (ko) * 2006-09-08 2007-08-27 동부일렉트로닉스 주식회사 반도체 소자의 배선 형성방법
JP5305599B2 (ja) * 2007-02-19 2013-10-02 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US7863196B2 (en) 2007-05-10 2011-01-04 Taiwan Semiconductor Manufacturing Company, Ltd. Self-aligned dielectric cap
JP5358950B2 (ja) * 2008-01-07 2013-12-04 富士通セミコンダクター株式会社 半導体装置の製造方法及び半導体装置
US7943480B2 (en) 2008-02-12 2011-05-17 International Business Machines Corporation Sub-lithographic dimensioned air gap formation and related structure

Also Published As

Publication number Publication date
GB201220842D0 (en) 2013-01-02
EP2567400B1 (en) 2020-04-22
TW201214560A (en) 2012-04-01
WO2011139417A2 (en) 2011-11-10
US20110272812A1 (en) 2011-11-10
TWI497591B (zh) 2015-08-21
JP5647727B2 (ja) 2015-01-07
EP2567400A4 (en) 2017-12-27
JP2013530519A (ja) 2013-07-25
WO2011139417A3 (en) 2012-01-05
MX2012008755A (es) 2012-09-07
CN102870212A (zh) 2013-01-09
EP2567400A2 (en) 2013-03-13
US8404582B2 (en) 2013-03-26

Similar Documents

Publication Publication Date Title
CN102870212B (zh) 具有自对准介电帽的互连结构的结构和制造方法
CN103579181B (zh) 混合互连设计及其形成方法
US7563710B2 (en) Method of fabrication of interconnect structures
US10304734B2 (en) Semiconductor devices and methods of manufacturing the same
CN100499107C (zh) 后端金属化结构及其制造方法
JP2003168738A (ja) 半導体素子及びその製造方法
US6365971B1 (en) Unlanded vias with a low dielectric constant material as an intraline dielectric
US10763160B1 (en) Semiconductor device with selective insulator for improved capacitance
US11114338B2 (en) Fully aligned via in ground rule region
US10833149B2 (en) Capacitors
CN102339793A (zh) 一种半导体器件制作方法
US20220028797A1 (en) Bottom Barrier Free Interconnects Without Voids
CN114388474A (zh) 半导体结构及其制造方法
CN102420181A (zh) 一种半导体器件制作方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20171030

Address after: Grand Cayman, Cayman Islands

Patentee after: GLOBALFOUNDRIES INC.

Address before: American New York

Patentee before: Core USA second LLC

Effective date of registration: 20171030

Address after: American New York

Patentee after: Core USA second LLC

Address before: American New York

Patentee before: International Business Machines Corp.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150610

Termination date: 20190321