CN102831091B - Serial port-based ship radar echo data collecting method - Google Patents
Serial port-based ship radar echo data collecting method Download PDFInfo
- Publication number
- CN102831091B CN102831091B CN201210269030.3A CN201210269030A CN102831091B CN 102831091 B CN102831091 B CN 102831091B CN 201210269030 A CN201210269030 A CN 201210269030A CN 102831091 B CN102831091 B CN 102831091B
- Authority
- CN
- China
- Prior art keywords
- buffer zone
- radar return
- return data
- dma
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Abstract
The invention discloses a serial port-based ship radar echo data collecting method, wherein a data processing unit collects radar echo data generated by a radar antenna unit. The method is characterized in that two DMA (Direct Memory Access) channels are arranged for transmission of the radar echo data; and two buffer areas are correspondingly arranged for caching the radar echo data, and the two DMA channels can transmit the radar echo data alternately. The method has the advantages that through the use of the dual channel DMA transmission and the double buffering mechanism, the problem of serial port data overflow is effectively solved, losing of the radar echo data is avoided, the correctness and stability of radar echo data collection is ensured, so that high-speed, continuous radar echo data can be timely and highly efficiently transmitted to the data processing unit for processing.
Description
Technical field
The present invention relates to a kind of disposal route of radar return data, especially relate to a kind of acquisition method of the marine radar echo data based on serial ports.
Background technology
Marine radar is one of necessary equipment of modern ships navigational system, and its Main Function is marine navigation and detection, avoids marine barrier.Modern marine radar is toward the future development of high resolving power, large display screen, and cause radar return data volume to significantly improve, improve radar return message transmission rate accordingly, meanwhile, radar return data are continual data stream.Radar return data are the most important data of whole radar system, and all Radar Algorithms and process are all carried out based on radar return data, gather radar return data therefore reliably, efficiently and seem of crucial importance.
The workflow of marine radar: the antenna element of radar produces radar return data, radar return data transfer to data processing unit, data processing unit carries out Acquire and process to radar return data, and the data processed the most at last are sent to display unit and carry out radar image display.
The acquisition method of traditional marine radar echo data uses a direct memory access (DMA) (Direct Memory Access, i.e. DMA) passage, the collection of radar return data is carried out in a core buffer, by DMA passage by radar return data from Serial Port Transmission in core buffer, but produce DMA from the data of the complete core buffer size of DMA channel transfer to interrupt carrying out needing between next data transfer to perform interrupt processing function to enable DMA, once the execution time of interrupt processing function is long, radar return data then in serial ports can not be transferred in core buffer in time, serial ports can be there is and receive spilling, cause the loss of radar return data.
Summary of the invention
Technical matters to be solved by this invention is to provide a kind of acquisition method of the marine radar echo data based on serial ports, and it can prevent serial ports from receiving spilling, thus effectively avoids the loss of radar return data.
The present invention solves the problems of the technologies described above adopted technical scheme: a kind of acquisition method of the marine radar echo data based on serial ports, data processing unit gathers the radar return data that radar antenna unit produces, described data processing unit comprises serial ports, dma controller, internal memory and data processing module, described serial ports comprises reception FIFO(first-in first-out memory buffer), radar return data transfer to internal memory by dma controller from reception FIFO, specifically comprise the following steps:
S1. serial ports is configured to DMA receiving mode, the threshold value receiving FIFO is set;
S2., the first identical buffer zone of two capacity and the second buffer zone are set in internal memory;
S3., two DMA passages are set in dma controller respectively as a DMA passage and the 2nd DMA passage, the source address of the source address of the one DMA passage and the 2nd DMA passage is all set to the address receiving FIFO, the destination address of the one DMA passage is set to the first address of the first buffer zone, the destination address of the 2nd DMA passage is set to the first address of the second buffer zone, the addressing mode of the addressing mode of the destination address of a DMA passage and the destination address of the 2nd DMA passage is all configured to increase progressively addressing mode;
S4. enable serial ports, an enable DMA passage, start data processing unit, data processing unit starts to gather radar return data, receives FIFO and starts receiving radar echo data;
S5. a DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone;
S6. when radar return data fill up the first buffer zone, 2nd DMA passage starts the radar return data received in FIFO to transfer in the second buffer zone, radar return data simultaneously in the first buffer zone transfer to data processing module and process, and the time that radar return data fill up the second buffer zone is longer than the time that data processing module processes the radar return data in the first buffer zone;
S7. when radar return data fill up the second buffer zone, one DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone, radar return data simultaneously in the second buffer zone transfer to data processing module and process, and the time that radar return data fill up the first buffer zone is longer than the time that data processing module processes the radar return data in the second buffer zone;
S8. circulation performs S6 ~ S7, until data processing unit stops gathering radar return data.
The concrete steps of step S5 are as follows:
S5-is 1.. and when the capacity receiving the radar return data in FIFO reaches set threshold value, serial ports sends DMA to dma controller and receives request;
S5-is after 2. .DMA controller receives the request of serial ports, and a DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, when radar return data do not fill up the first buffer zone, returns step S5-and 1. continues to perform; When radar return data fill up the first buffer zone, perform step S6.
The concrete steps of step S6 are as follows:
S6-is 1.. and when radar return data fill up the first buffer zone, enable 2nd DMA passage, closes a DMA passage;
S6-is 2.. and when the capacity receiving the radar return data in FIFO reaches set threshold value, serial ports sends DMA to dma controller and receives request;
S6-is after 3. .DMA controller receives the request of serial ports, 2nd DMA passage starts to transmit radar return data in the second buffer zone from reception FIFO, data processing module starts to process the radar return data in the first buffer zone simultaneously, when radar return data do not fill up the second buffer zone, return step S6-and 2. continue to perform; When radar return data fill up the second buffer zone, perform step S7.
The concrete steps of step S7 are as follows:
S7-is 1.. and when radar return data fill up the second buffer zone, an enable DMA passage, closes the 2nd DMA passage;
S7-is 2.. and when the capacity receiving the radar return data in FIFO reaches set threshold value, serial ports sends DMA to dma controller and receives request;
S7-is after 3. .DMA controller receives the request of serial ports, one DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, data processing module starts to process the radar return data in the second buffer zone simultaneously, when radar return data do not fill up the first buffer zone, return step S7-and 2. continue to perform; When radar return data fill up the first buffer zone, perform step S8.
Compared with prior art, the invention has the advantages that and applied for that two DMA passages carry out data transmission, be assigned with the radar return data that two buffer zones receive for buffer memory serial ports, two DMA passages can alternate transport radar return data, parallel owing to processing (execution containing interrupt processing function) and DMA channel transfer radar return data to the radar return data in buffer zone, therefore interrupt processing function timing does not affect the reception of radar return data, thus efficiently solve the problem of serial data spilling, avoid the loss of radar return data, the use of binary channels DMA transmission and double buffers ensure that correctness and the stability of radar return data acquisition, and the radar return data make at a high speed, continued can be transferred in data processing unit in time, efficiently and process.
Accompanying drawing explanation
Fig. 1 is the structural principle block diagram of data processing unit in the present invention;
Fig. 2 is the schematic flow sheet of the acquisition method of the marine radar echo data that the present invention is based on serial ports.
Embodiment
Below in conjunction with accompanying drawing embodiment, the present invention is described in further detail.
Embodiment one: as shown in the figure, a kind of acquisition method of the marine radar echo data based on serial ports, data processing unit gathers the radar return data that radar antenna unit produces, described data processing unit comprises serial ports, dma controller, internal memory and data processing module, described serial ports comprises reception FIFO, radar return data transfer to internal memory by dma controller from reception FIFO, serial ports is the Mcbsp serial ports of TI company, the capacity of the reception FIFO (first-in first-out memory buffer) of serial ports is 128 × 32bit, the clock frequency of serial ports is 48MHz, on radar, unit sends 3000 frame radar return data p.s., every frame radar return size of data is 1KB, therefore radar return data rate is 3MB/s, specifically comprise the following steps:
S1. serial ports is configured to DMA receiving mode, arrange the threshold value receiving FIFO, threshold value is set to 64 × 32bit;
S2. in internal memory, arrange the first identical buffer zone of two capacity and the second buffer zone, the capacity setting of the first buffer zone and the second buffer zone is 24KB;
S3., two DMA passages are set in dma controller respectively as a DMA passage and the 2nd DMA passage, the source address of the source address of the one DMA passage and the 2nd DMA passage is all set to the address receiving FIFO, the destination address of the one DMA passage is set to the first address of the first buffer zone, the destination address of the 2nd DMA passage is set to the first address of the second buffer zone, the addressing mode of the addressing mode of the destination address of a DMA passage and the destination address of the 2nd DMA passage is all configured to increase progressively addressing mode;
S4. enable serial ports, an enable DMA passage, start data processing unit, data processing unit starts to gather radar return data, receives FIFO and starts receiving radar echo data;
S5. a DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone;
S6. when radar return data fill up the first buffer zone, 2nd DMA passage starts the radar return data received in FIFO to transfer in the second buffer zone, radar return data simultaneously in the first buffer zone transfer to data processing module and process, the time that radar return data fill up the second buffer zone is longer than the time that data processing module processes the radar return data in the first buffer zone, and the 2nd DMA passage fills up the second buffer zone needs
then data processing module needs the radar return data that process in 8ms in the first buffer zone;
S7. when radar return data fill up the second buffer zone, one DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone, radar return data simultaneously in the second buffer zone transfer to data processing module and process, the time that radar return data fill up the first buffer zone is longer than the time that data processing module processes the radar return data in the second buffer zone, and a DMA passage fills up the first buffer zone needs
then data processing module needs the radar return data that process in 8ms in the second buffer zone;
S8. circulation performs S6 ~ S7, until data processing unit stops gathering radar return data.
The concrete steps of step S5 are as follows:
S5-is 1.. and when the capacity receiving the radar return data in FIFO reaches 64 × 32bit, serial ports sends DMA to dma controller and receives request;
S5-is after 2. .DMA controller receives the request of serial ports, and a DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, when radar return data do not fill up the first buffer zone, returns step S5-and 1. continues to perform; When radar return data fill up the first buffer zone, perform step S6.
The concrete steps of step S6 are as follows:
S6-is 1.. and when radar return data fill up the first buffer zone (i.e. a DMA channel transfer complete 24KB radar return data to the first buffer zone), enable 2nd DMA passage, closes a DMA passage;
S6-is 2.. and when the capacity receiving the radar return data in FIFO reaches 64 × 32bit, serial ports sends DMA to dma controller and receives request;
S6-is after 3. .DMA controller receives the request of serial ports, 2nd DMA passage starts to transmit radar return data in the second buffer zone from reception FIFO, data processing module starts to process the radar return data in the first buffer zone simultaneously, when radar return data do not fill up the second buffer zone, return step S6-and 2. continue to perform; When radar return data fill up the second buffer zone, perform step S7.
The concrete steps of step S7 are as follows:
S7-is 1.. and when radar return data fill up the second buffer zone (i.e. the 2nd DMA channel transfer complete 24KB radar return data to the second buffer zone), an enable DMA passage, closes the 2nd DMA passage;
S7-is 2.. and when the capacity receiving the radar return data in FIFO reaches 64 × 32bit, serial ports sends DMA to dma controller and receives request;
S7-is after 3. .DMA controller receives the request of serial ports, one DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, data processing module starts to process the radar return data in the second buffer zone simultaneously, when radar return data do not fill up the first buffer zone, return step S7-and 2. continue to perform; When radar return data fill up the first buffer zone, perform step S8.
Embodiment two: as shown in the figure, a kind of acquisition method of the marine radar echo data based on serial ports, data processing unit gathers the radar return data that radar antenna unit produces, described data processing unit comprises serial ports, dma controller, internal memory and data processing module, described serial ports comprises reception FIFO, radar return data transfer to internal memory by dma controller from reception FIFO, serial ports is the Mcbsp serial ports of TI company, the capacity of the reception FIFO (first-in first-out memory buffer) of serial ports is 128 × 32bit, the clock frequency of serial ports is 48MHz, on radar, unit sends 3000 frame radar return data p.s., every frame radar return size of data is 1KB, therefore radar return data rate is 3MB/s, specifically comprise the following steps:
S1. serial ports is configured to DMA receiving mode, arrange the threshold value receiving FIFO, threshold value is set to 32 × 32bit;
S2. in internal memory, arrange the first identical buffer zone of two capacity and the second buffer zone, the capacity setting of the first buffer zone and the second buffer zone is 24KB;
S3., two DMA passages are set in dma controller respectively as a DMA passage and the 2nd DMA passage, the source address of the source address of the one DMA passage and the 2nd DMA passage is all set to the address receiving FIFO, the destination address of the one DMA passage is set to the first address of the first buffer zone, the destination address of the 2nd DMA passage is set to the first address of the second buffer zone, the addressing mode of the addressing mode of the destination address of a DMA passage and the destination address of the 2nd DMA passage is all configured to increase progressively addressing mode;
S4. enable serial ports, an enable DMA passage, start data processing unit, data processing unit starts to gather radar return data, receives FIFO and starts receiving radar echo data;
S5. a DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone;
S6. when radar return data fill up the first buffer zone, 2nd DMA passage starts the radar return data received in FIFO to transfer in the second buffer zone, radar return data simultaneously in the first buffer zone transfer to data processing module and process, the time that radar return data fill up the second buffer zone is longer than the time that data processing module processes the radar return data in the first buffer zone, and the 2nd DMA passage fills up the second buffer zone needs
then data processing module needs the radar return data that process in 8ms in the first buffer zone;
S7. when radar return data fill up the second buffer zone, one DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone, radar return data simultaneously in the second buffer zone transfer to data processing module and process, the time that radar return data fill up the first buffer zone is longer than the time that data processing module processes the radar return data in the second buffer zone, and a DMA passage fills up the first buffer zone needs
then data processing module needs the radar return data that process in 8ms in the second buffer zone;
S8. circulation performs S6 ~ S7, until data processing unit stops gathering radar return data.
The concrete steps of step S5 are as follows:
S5-is 1.. and when the capacity receiving the radar return data in FIFO reaches 32 × 32bit, serial ports sends DMA to dma controller and receives request;
S5-is after 2. .DMA controller receives the request of serial ports, and a DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, when radar return data do not fill up the first buffer zone, returns step S5-and 1. continues to perform; When radar return data fill up the first buffer zone, perform step S6.
The concrete steps of step S6 are as follows:
S6-is 1.. and when radar return data fill up the first buffer zone (i.e. a DMA channel transfer complete 24KB radar return data to the first buffer zone), enable 2nd DMA passage, closes a DMA passage;
S6-is 2.. and when the capacity receiving the radar return data in FIFO reaches 32 × 32bit, serial ports sends DMA to dma controller and receives request;
S6-is after 3. .DMA controller receives the request of serial ports, 2nd DMA passage starts to transmit radar return data in the second buffer zone from reception FIFO, data processing module starts to process the radar return data in the first buffer zone simultaneously, when radar return data do not fill up the second buffer zone, return step S6-and 2. continue to perform; When radar return data fill up the second buffer zone, perform step S7.
The concrete steps of step S7 are as follows:
S7-is 1.. and when radar return data fill up the second buffer zone (i.e. the 2nd DMA channel transfer complete 24KB radar return data to the second buffer zone), an enable DMA passage, closes the 2nd DMA passage;
S7-is 2.. and when the capacity receiving the radar return data in FIFO reaches 32 × 32bit, serial ports sends DMA to dma controller and receives request;
S7-is after 3. .DMA controller receives the request of serial ports, one DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, data processing module starts to process the radar return data in the second buffer zone simultaneously, when radar return data do not fill up the first buffer zone, return step S7-and 2. continue to perform; When radar return data fill up the first buffer zone, perform step S8.
Embodiment three: as shown in the figure, a kind of acquisition method of the marine radar echo data based on serial ports, data processing unit gathers the radar return data that radar antenna unit produces, described data processing unit comprises serial ports, dma controller, internal memory and data processing module, described serial ports comprises reception FIFO, radar return data transfer to internal memory by dma controller from reception FIFO, serial ports is the Mcbsp serial ports of TI company, the capacity of the reception FIFO (first-in first-out memory buffer) of serial ports is 128 × 32bit, the clock frequency of serial ports is 48MHz, on radar, unit sends 3000 frame radar return data p.s., every frame radar return size of data is 1KB, therefore radar return data rate is 3MB/s, specifically comprise the following steps:
S1. serial ports is configured to DMA receiving mode, arrange the threshold value receiving FIFO, threshold value is set to 96 × 32bit;
S2. in internal memory, arrange the first identical buffer zone of two capacity and the second buffer zone, the capacity setting of the first buffer zone and the second buffer zone is 24KB;
S3., two DMA passages are set in dma controller respectively as a DMA passage and the 2nd DMA passage, the source address of the source address of the one DMA passage and the 2nd DMA passage is all set to the address receiving FIFO, the destination address of the one DMA passage is set to the first address of the first buffer zone, the destination address of the 2nd DMA passage is set to the first address of the second buffer zone, the addressing mode of the addressing mode of the destination address of a DMA passage and the destination address of the 2nd DMA passage is all configured to increase progressively addressing mode;
S4. enable serial ports, an enable DMA passage, start data processing unit, data processing unit starts to gather radar return data, receives FIFO and starts receiving radar echo data;
S5. a DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone;
S6. when radar return data fill up the first buffer zone, 2nd DMA passage starts the radar return data received in FIFO to transfer in the second buffer zone, radar return data simultaneously in the first buffer zone transfer to data processing module and process, the time that radar return data fill up the second buffer zone is longer than the time that data processing module processes the radar return data in the first buffer zone, and the 2nd DMA passage fills up the second buffer zone needs
then data processing module needs the radar return data that process in 8ms in the first buffer zone;
S7. when radar return data fill up the second buffer zone, one DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone, radar return data simultaneously in the second buffer zone transfer to data processing module and process, the time that radar return data fill up the first buffer zone is longer than the time that data processing module processes the radar return data in the second buffer zone, and a DMA passage fills up the first buffer zone needs
then data processing module needs the radar return data that process in 8ms in the second buffer zone;
S8. circulation performs S6 ~ S7, until data processing unit stops gathering radar return data.
The concrete steps of step S5 are as follows:
S5-is 1.. and when the capacity receiving the radar return data in FIFO reaches 96 × 32bit, serial ports sends DMA to dma controller and receives request;
S5-is after 2. .DMA controller receives the request of serial ports, and a DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, when radar return data do not fill up the first buffer zone, returns step S5-and 1. continues to perform; When radar return data fill up the first buffer zone, perform step S6.
The concrete steps of step S6 are as follows:
S6-is 1.. and when radar return data fill up the first buffer zone (i.e. a DMA channel transfer complete 24KB radar return data to the first buffer zone), enable 2nd DMA passage, closes a DMA passage;
S6-is 2.. and when the capacity receiving the radar return data in FIFO reaches 96 × 32bit, serial ports sends DMA to dma controller and receives request;
S6-is after 3. .DMA controller receives the request of serial ports, 2nd DMA passage starts to transmit radar return data in the second buffer zone from reception FIFO, data processing module starts to process the radar return data in the first buffer zone simultaneously, when radar return data do not fill up the second buffer zone, return step S6-and 2. continue to perform; When radar return data fill up the second buffer zone, perform step S7.
The concrete steps of step S7 are as follows:
S7-is 1.. and when radar return data fill up the second buffer zone (i.e. the 2nd DMA channel transfer complete 24KB radar return data to the second buffer zone), an enable DMA passage, closes the 2nd DMA passage;
S7-is 2.. and when the capacity receiving the radar return data in FIFO reaches 96 × 32bit, serial ports sends DMA to dma controller and receives request;
S7-is after 3. .DMA controller receives the request of serial ports, one DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, data processing module starts to process the radar return data in the second buffer zone simultaneously, when radar return data do not fill up the first buffer zone, return step S7-and 2. continue to perform; When radar return data fill up the first buffer zone, perform step S8.
Claims (3)
1. the acquisition method based on the marine radar echo data of serial ports, data processing unit gathers the radar return data that radar antenna unit produces, described data processing unit comprises serial ports, dma controller, internal memory and data processing module, described serial ports comprises reception FIFO, radar return data transfer to internal memory by dma controller from reception FIFO, specifically comprise the following steps:
S1. serial ports is configured to DMA receiving mode, the threshold value receiving FIFO is set;
S2., the first identical buffer zone of two capacity and the second buffer zone are set in internal memory;
S3., two DMA passages are set in dma controller respectively as a DMA passage and the 2nd DMA passage, the source address of the source address of the one DMA passage and the 2nd DMA passage is all set to the address receiving FIFO, the destination address of the one DMA passage is set to the first address of the first buffer zone, the destination address of the 2nd DMA passage is set to the first address of the second buffer zone, the addressing mode of the addressing mode of the destination address of a DMA passage and the destination address of the 2nd DMA passage is all configured to increase progressively addressing mode;
S4. enable serial ports, an enable DMA passage, start data processing unit, data processing unit starts to gather radar return data, receives FIFO and starts receiving radar echo data;
S5. a DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone;
S6. when radar return data fill up the first buffer zone, 2nd DMA passage starts the radar return data received in FIFO to transfer in the second buffer zone, radar return data simultaneously in the first buffer zone transfer to data processing module and process, and the time that radar return data fill up the second buffer zone is longer than the time that data processing module processes the radar return data in the first buffer zone;
S7. when radar return data fill up the second buffer zone, one DMA passage starts the radar return data received in FIFO to transfer in the first buffer zone, radar return data simultaneously in the second buffer zone transfer to data processing module and process, and the time that radar return data fill up the first buffer zone is longer than the time that data processing module processes the radar return data in the second buffer zone;
S8. circulation performs S6 ~ S7, until data processing unit stops gathering radar return data; It is characterized in that the concrete steps of step S5 are as follows:
S5-is 1.. and when the capacity receiving the radar return data in FIFO reaches set threshold value, serial ports sends DMA to dma controller and receives request;
S5-is after 2. .DMA controller receives the request of serial ports, and a DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, when radar return data do not fill up the first buffer zone, returns step S5-and 1. continues to perform; When radar return data fill up the first buffer zone, perform step S6.
2. the acquisition method of a kind of marine radar echo data based on serial ports according to claim 1, is characterized in that the concrete steps of step S6 are as follows:
S6-is 1.. and when radar return data fill up the first buffer zone, enable 2nd DMA passage, closes a DMA passage;
S6-is 2.. and when the capacity receiving the radar return data in FIFO reaches set threshold value, serial ports sends DMA to dma controller and receives request;
S6-is after 3. .DMA controller receives the request of serial ports, 2nd DMA passage starts to transmit radar return data in the second buffer zone from reception FIFO, data processing module starts to process the radar return data in the first buffer zone simultaneously, when radar return data do not fill up the second buffer zone, return step S6-and 2. continue to perform; When radar return data fill up the second buffer zone, perform step S7.
3. the acquisition method of a kind of marine radar echo data based on serial ports according to claim 2, is characterized in that the concrete steps of step S7 are as follows:
S7-is 1.. and when radar return data fill up the second buffer zone, an enable DMA passage, closes the 2nd DMA passage;
S7-is 2.. and when the capacity receiving the radar return data in FIFO reaches set threshold value, serial ports sends DMA to dma controller and receives request;
S7-is after 3. .DMA controller receives the request of serial ports, one DMA passage starts to transmit radar return data in the first buffer zone from reception FIFO, data processing module starts to process the radar return data in the second buffer zone simultaneously, when radar return data do not fill up the first buffer zone, return step S7-and 2. continue to perform; When radar return data fill up the first buffer zone, perform step S8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210269030.3A CN102831091B (en) | 2012-07-31 | 2012-07-31 | Serial port-based ship radar echo data collecting method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210269030.3A CN102831091B (en) | 2012-07-31 | 2012-07-31 | Serial port-based ship radar echo data collecting method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102831091A CN102831091A (en) | 2012-12-19 |
| CN102831091B true CN102831091B (en) | 2015-01-21 |
Family
ID=47334236
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210269030.3A Expired - Fee Related CN102831091B (en) | 2012-07-31 | 2012-07-31 | Serial port-based ship radar echo data collecting method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102831091B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103309732A (en) * | 2013-05-15 | 2013-09-18 | 中国矿业大学(北京) | Method for preventing data overflow in data collecting system of ground penetrating radar |
| CN104637483A (en) * | 2015-02-03 | 2015-05-20 | 中国电子科技集团公司第五十八研究所 | Multichannel-based low-speed voice coding/decoding system |
| CN106649140A (en) * | 2016-12-29 | 2017-05-10 | 深圳前海弘稼科技有限公司 | Data processing method, apparatus and system |
| CN108509277A (en) * | 2018-04-03 | 2018-09-07 | 中国电子科技集团公司第七研究所 | Electronic lock serial ports Asynchronous Reception processing system and method |
| CN109542811B (en) * | 2018-10-15 | 2021-12-07 | 广东宝莱特医用科技股份有限公司 | Data communication processing method |
| CN110633233A (en) * | 2019-06-28 | 2019-12-31 | 中国船舶重工集团公司第七0七研究所 | DMA data transmission processing method based on assembly line |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101127018A (en) * | 2007-09-29 | 2008-02-20 | 北京时代民芯科技有限公司 | On-chip DMA structure and its implement method |
| CN102567256A (en) * | 2011-12-16 | 2012-07-11 | 龙芯中科技术有限公司 | Processor system, as well as multi-channel memory copying DMA accelerator and method thereof |
-
2012
- 2012-07-31 CN CN201210269030.3A patent/CN102831091B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101127018A (en) * | 2007-09-29 | 2008-02-20 | 北京时代民芯科技有限公司 | On-chip DMA structure and its implement method |
| CN102567256A (en) * | 2011-12-16 | 2012-07-11 | 龙芯中科技术有限公司 | Processor system, as well as multi-channel memory copying DMA accelerator and method thereof |
Non-Patent Citations (1)
| Title |
|---|
| 吕琦鹏."基于PCI总线的雷达数据采集系统的研制".《中国优秀硕士学位论文全文数据库(电子期刊)信息科技辑》.2004,第2004年卷(第1期),I136-412,正文第4页-第65页. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102831091A (en) | 2012-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102831091B (en) | Serial port-based ship radar echo data collecting method | |
| CN103116175B (en) | Embedded type navigation information processor based on DSP (digital signal processor) and FPGA (field programmable gata array) | |
| CN106294234A (en) | A kind of data transmission method and device | |
| US9489028B2 (en) | Managing sideband segments in on-die system fabric | |
| CN101667169A (en) | Multi-processor parallel processing system for digital signals | |
| CN105446934B (en) | A kind of moving-target and CFAR detection system based on multi-core DSP | |
| CN103401804A (en) | Control system and method for node data caching and forwarding of wireless sensor network | |
| CN104284079B (en) | Space remote sensing digital image recognition device | |
| CN110311697B (en) | Remote data concentrator | |
| CN103744811A (en) | Serial data transmission system and method | |
| CN103763085A (en) | Method and device for high-speed collection and merging of multi-path data | |
| CN102625110B (en) | Caching system and caching method for video data | |
| CN102608579B (en) | SAR (synthetic aperture radar) data receiving and processing system and method | |
| CN106445869B (en) | A kind of high-speed data exchange method based on FPGA and PCIe | |
| CN103544470A (en) | Double-color infrared isomerism parallel automatic air target identifier for movable platform | |
| CN101309261A (en) | Network datagram processing method, system and device | |
| CN103312614B (en) | A kind of multicast message processing method, line card and communication equipment | |
| CN103559095A (en) | Data synchronization method for dual-core multiprocessor framework used for relay protection field | |
| KR101297533B1 (en) | Xy-yx routing apparatus and method for enhancing performance of network on chip | |
| CN203950307U (en) | Based on the SAR parallel processing apparatus of high-performance BW100 chip | |
| CN109302430B (en) | Low-delay ARINC818 bus transceiving method | |
| CN101340595B (en) | Method and apparatus for image data reading back | |
| CN111130691A (en) | Satellite-borne asynchronous rate communication matching device | |
| CN110633233A (en) | DMA data transmission processing method based on assembly line | |
| KR20160076970A (en) | Cross-die interface snoop or global observation message ordering |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150121 Termination date: 20170731 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |