CN102546399B - Intelligent transformer substation process level message linear processing framework and intelligent transformer substation process level message linear processing method - Google Patents
Intelligent transformer substation process level message linear processing framework and intelligent transformer substation process level message linear processing method Download PDFInfo
- Publication number
- CN102546399B CN102546399B CN201110425988.2A CN201110425988A CN102546399B CN 102546399 B CN102546399 B CN 102546399B CN 201110425988 A CN201110425988 A CN 201110425988A CN 102546399 B CN102546399 B CN 102546399B
- Authority
- CN
- China
- Prior art keywords
- message
- transformer substation
- micro engine
- intelligent transformer
- processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses an intelligent transformer substation process level message linear processing framework, which comprises a network processor, a data packet input processing unit and a random storage which are connected with each other. The data packet input processing unit is a hardware co-processing unit and is provided with a network message interface and used for receiving and distributing network message, directly accesses the space of the random storage and simultaneously sends accident information to the network processor. The invention further provides an intelligent transformer substation process level message linear processing method. The intelligent transformer substation process level message linear processing framework is simple, clear in module, strong in expanding performance and suitable for receiving and processing a large amount of network data information of an intelligent transformer substation, removes the message processing bottleneck in the original method, and leads operation of the intelligent transformer substation to be safer and more reliable. The intelligent transformer substation process level message linear processing method can conduct linear receiving and processing on message of the intelligent transformer substation under the premise without processor response interrupting, and solves the bottleneck problems in central processing unit (CPU) data packet receiving and processing caused by high-frequency interruption.
Description
Technical field
The present invention relates to a kind of network data processing method, relate in particular to a kind of transformer station process layer message linear process framework and processing method thereof.
Background technology
Along with computer and the communication technology are widely used in the complex automatic system of transformer station more, the secondary device of transformer station and between communication behavior digitlization and intellectuality increasingly, particularly, after the issue of the international stipulations of IEC61850, the transformation of intelligent substation construction and traditional intelligent substation is in the ascendant especially.The more traditional transformer station of degree of share that very important feature of intelligent substation is exactly information is greatly improved, traditional complicated secondary cable wiring is progressively replaced by brief optical cable wiring, the signal of voltage, electric current and the switching value of secondary all transmits by the form of message, wherein voltage, current value transmit by SV message, and switching value is transmitted by GOOSE message.
Although aspect a lot, intelligent substation all more traditional transformer station has had a lot of variations, but from the work that collects processing of voltage, current signal, the pilot of now a lot of intelligent substations is still continued to use the data acquisition and processing (DAP) architectural framework of traditional transformer station.
As shown in Figure 1, first the voltage of secondary, current signal become lower AC signal through intermediate voltage/current transformer, and multiway analog switch is according to the address signal of input, and a selection path is wherein as output signal.Again through over-sampling/retainer.The function of sampling/retainer is under sample states, and output is followed the variation of input and changed; Under hold mode, the instantaneous value of inputting when output equals to input hold mode.The output signal of sampling/retainer is sent to A/D converter and carries out A/D conversion, finally digital signal is sent to CPU and processes.
The flow chart of CPU control sampling processing as shown in Figure 2.Whenever selected path is after A/D EOC, CPU responds interruption, reads in the result of conversion, and after a circuit one-period sampling finishes, CPU just processes the sampled data of this one-period.
Visible, traditional transformer station's sampling processing is taking a cycle as unit, and every reception and the sampled value of processing a cycle all need CPU response once to interrupt, and this is that the architectural framework of same X86CPU is relevant.Each SV message generally only comprises the information of a voltage/current sampled point; for the sampled value information of protection use; sample rate is 80 points/cycle; the every reception of CPU of X86 architectural framework and a data message of parsing need interrupt once; the in the situation that of intelligent substation, CPU's need to interrupt 80 times within the time of a cycle, will interrupt for 1 second 4000 times so; this can take a large amount of resource of CPU undoubtedly, reduces reception and the treatment effeciency of message.
Summary of the invention
The object of the present invention is to provide a kind of transformer station process layer message linear process framework, this framework is simple, module is clear, scalability is strong, be applicable to the receiving and processing of a large amount of network data information of intelligent substation, eliminate former methodical message and processed bottleneck, made the more reliable and safety of the operation of intelligent substation.
Another object of the present invention is to provide a kind of transformer station process layer message linear processing methods, the method can realize under the prerequisite of interrupting without processor response carries out linearity reception and processes intelligent substation message, has eliminated the cpu data bag reception bringing because of high-frequency interruption and the bottleneck problem of processing.
Object of the present invention can realize by following technical measures:
A kind of transformer station process layer message linear process framework, comprises interconnective network processing unit, packet input processing unit and random asccess memory; Described packet input processing unit is hardware association processing unit, is provided with network message interface, and event message is sent to network processing unit in the reception of responsible network message and distribution directly access random asccess memory space simultaneously.
Described network processing unit comprises at least 6 micro engines, and all micro engines are shared the space of random asccess memory.
Described random asccess memory is synchronous DRAM (SDRAM), static random access memory (SRAM) or three-state content addressing memory (TCAM).
The present invention also provides a kind of transformer station process layer message linear processing methods, comprises the steps:
1), in the time having message to arrive message access port, packet input processing unit receives message, and message is put into the packet buffer region of random asccess memory (RAM), simultaneously according to the Ethernet ID identification message kind of message, then transmit event message and the pointer relevant micro engine to network processing unit according to message kind;
2), micro engine 1 treated side is to the general object (GOOSE of transformer substation case, Generic Object Oriented Substation) message, resolve the event information of whole process layer of digitalization transformer substation, and message is put into the packet buffer region of random asccess memory (RAM);
3), micro engine 2 processes sampled value (SV, Sampled Value) message, resolve the sampled value information of whole digital transformer substation, and message put into the packet buffer region of random asccess memory (RAM);
4), micro engine 3 is processed Internet protocol (IP, Internet Protocol) message, resolve IEEE1588 real-time condition and the whole digital transformer substation station level of whole digital transformer substation and manufacture (MMS) agreement working condition of message specification (MMS), and message is put into the packet buffer region of random asccess memory (RAM);
5), resolve while finding electric power system generation anomalous event when micro engine 1 or micro engine 2, send message event and pointer to micro engine 4, micro engine 4 starts failure wave-recording, association message is put into the failure wave-recording buffer zone of random asccess memory (RAM); Association message refers to: towards general object message and the sampling value message of transformer substation case;
6), micro engine 5 ceaselessly detects packet buffer region and the failure wave-recording buffer memory of random asccess memory (RAM), when finding that these two while being cached with new message data, puts into memory device by new data;
7), micro engine 6 is responsible for operation real-time early warning and off-line analysis program.
Described IP(Internet protocol Internet Protocol) message comprises the precision interval clock synchronous protocol standard of IEEE1588(network measure and control system) message and MMS(manufacture message specification Manufacturing Message Specification) message.
Described memory device is disk or storage array.
The present invention contrasts prior art, has the following advantages:
This framework is simple, module is clear, scalability is strong, is applicable to the receiving and processing of a large amount of network data information of intelligent substation, has eliminated former methodical message and has processed bottleneck, makes the more reliable and safety of the operation of intelligent substation.The method can realize under the prerequisite of interrupting without processor response carries out linearity reception and processes intelligent substation message, has eliminated the cpu data bag reception bringing because of high-frequency interruption and the bottleneck problem of processing.
Brief description of the drawings
Fig. 1 is traditional voltage, current sample processing hardware structure chart;
Fig. 2 is the flow chart of the reception of traditional transformer station and process information;
Fig. 3 is that the present invention utilizes the message of network processing unit to process configuration diagram;
Fig. 4 is the process chart of network processing unit Programmable Pipeline;
Fig. 5 is the process chart of transformer station process layer message linear processing methods of the present invention.
Embodiment
Fig. 3 shows transformer station process layer message linear process framework of the present invention, comprises interconnective network processing unit, packet input processing unit and random asccess memory; Described packet input processing unit is hardware association processing unit, is provided with network message interface, and event message is sent to network processing unit in the reception of responsible network message and distribution directly access random asccess memory space simultaneously.In dotted line frame, represent the CPU part of network processing unit.The inner integrated micro engine of 6 data message processing of NP, 6 micro engines are shared random asccess memory (RAM) spaces.
Network processing unit is a kind of programming device, and it applies specifically to the various tasks of the communications field, such as the converging of bag processing, protocal analysis, route querying, sound/data, fire compartment wall, QoS etc.Except the powerful programmable functions of similar traditional finished product CPU can be provided, simultaneously there is again ASIC and realizes the ability of processing data packets.Network processing unit device inside is made up of several microcode processors and some hardware co-processor conventionally, and multiple microcode processors, in the inner parallel processing of network processing unit, are controlled handling process by microcode prepared in advance.Adopt hardware co-processor further to improve handling property for some complicated standard operations (as congestion avoidance algorithm, the flow scheduling algorithm etc. of internal memory operation, Routing table lookup algorithm, QoS), thereby realized service flexibility and high performance combination.
The architectural framework of NP relies on the function that it possesses to a great extent, according to the demand of application, can adopt different networking modes, constructs neatly different types of processing platform.For different types of processing platform, whole system framework is consistent substantially, mainly comprises control plane, datum plane and management plane.Control plane is mainly realized the driving of various device and the processing of protocol massages, and datum plane is realized packet forwarding by the microcode of Programmable Pipeline, and management plane is responsible for the OAM (run, administer and maintain) of whole system.
NP is mainly made up of 4 unit: shared drive crosspoint, pipelined units, integrated micro engine unit and traffic management unit, inside.Shared drive crosspoint provides the memory headroom of 4M, is mainly used in storing packet, for example, comprising a lot of subelements: input arbitration unit, queue map unit and queue scheduling unit etc.Inner micro engine and streamline are the most crucial unit of NP, and they complete all functions of NP.
NP also provides multiple network message interfaces, can access multichannel gigabit Ethernet.Packet input processing unit (PIP) is a special hardware association processing unit, and it is responsible for reception and the distribution of network message.PIP can directly access ram space, can be without micro engine processing in the situation that by the packet storage receiving from network interface the buffer zone to RAM, send event message (EVENT) to micro engine simultaneously.PIP has program capability, can be according to the kind of Ethernet ID recognition network message, and according to the classification of message, event message is sent to the micro engine of appointment.6 micro engines are brought into play the effect of packet parsing jointly, and each micro engine works alone, and the bottleneck of message processing has been eliminated in parallel processing; PIP hardware co-processor has at a high speed ensured the high speed access capability of NP.
The Programmable Pipeline of NP arranges computer module by some packet instructions and the micro engine accessing points of answering in contrast forms, as shown in Figure 4.Each packet instruction arranges inner integrated several processors of computer module, and all micro engine linear array become a streamline.When packet instruction arranges a command word operation of the every execution of processor of computer module inside, complete at most the execution of 5 instructions.64 command words of each processor storage, programmable microcode is stored in this command word.Micro engine accessing points can at random access micro engine, access outside SDRAM (synchronous DRAM), SRAM (static random access memory) and TCAM (three-state content addressing memory) by micro engine, complete searching and the buffer memory of packet various list items.
For the packet that need to carry out pipeline processes, first enter SMS (shared drive exchange), front 256 bytes of packet are sent to streamline input arbitration, carry out packet burst and context initialization, and the afterbody of packet is stored in the data pack buffer in 4M space.Packet enters after streamline, the burst 0 of packet carries context and enters the processor 0 that packet instruction arranges computer module, complete after relevant command operating, burst 0 carries context transfer to processor 1, burst 1 passes to processor 0 and does not carry out any operation, burst 0 continues to move forward subsequently, and burst 2, burst 3 enter in processor in succession.In this process, only carry contextual fragment just processed.To individual data Bao Eryan, the processing essence of streamline is a kind of serial process mechanism.In the time that processor needs the information of packet fragment reassembly 1, can adopt slip treatment mechanism.The burst 0 of packet carries context and enters processor 0, completes after concrete command operating, and burst 0 passes to processor 1, and a clock cycle waited in packet context in processor 0, until burst 1 arrives, just processes the relevant information of burst 1.
Whole apparatus function is powerful, and framework is simple, and modularization is clear.Any expanded function can be moved on the micro engine increasing, and network message handling property is not impacted.Through experiment test, adopt the network message record of this NP can ensure to process at least digital transformer substation network message of 640mbps flow with analytical equipment, the digital transformer substation network traffics at corresponding 40 intervals (80 MU).Really accomplish that a table apparatus realizes network message accounting and the analysis of whole digital transformer substation.
Transformer station process layer message linear processing methods of the present invention as shown in Figure 5, comprises the steps:
1), in the time having message to arrive message access port, packet input processing unit receives message, and message is put into the packet buffer region (ram region) of random asccess memory, simultaneously according to the Ethernet ID identification message kind of message, then transmit event message (EVENT) and the pointer relevant micro engine to network processing unit according to message kind;
2), micro engine 1 is processed the general object Generic Object Oriented Substation of GOOSE(towards transformer substation case) message, resolve the event information of whole process layer of digitalization transformer substation, and message is put into the buffer zone of random asccess memory (RAM);
3), micro engine 2 treatment S V(sampled value Sampled Value) message, resolve the sampled value information of whole digital transformer substation, and message put into the buffer zone of random asccess memory (RAM);
4), micro engine 3 process IP (Internet protocol Internet Protocol) message, the IEEE1588 that resolves whole digital transformer substation to time situation and whole digital transformer substation station level MMS (Microsoft Media Server) Protocol working condition, and message is put into the buffer zone of random asccess memory (RAM);
5), resolve while finding electric power system generation anomalous event when micro engine 1 or micro engine 2, send message event and pointer to micro engine 4, micro engine 4 starts failure wave-recording, association message is put into the failure wave-recording buffer zone of random asccess memory (RAM); Association message refers to: towards general object message and the sampling value message of transformer substation case;
6), micro engine 5 ceaselessly detects packet buffer region and the failure wave-recording buffer memory of random asccess memory (RAM), when finding that these two while being cached with new message data, puts into memory device (disk or storage array) by new data;
7), micro engine 6 is responsible for operation real-time early warning and off-line analysis program.
The present invention utilizes network processing unit (NP) to replace the CPU of X86 architecture, linearity reception and processing that intelligent substation message (SV and GOOSE) interrupts without processor response be can realize, the cpu data bag reception bringing because of high-frequency interruption and the bottleneck problem of processing eliminated.
Embodiments of the present invention are not limited to this; under the above-mentioned basic fundamental thought of the present invention prerequisite; amendment, replacement or the change to other various ways that content of the present invention is made according to the ordinary skill knowledge of this area and customary means, within all dropping on rights protection scope of the present invention.
Claims (3)
1. a transformer station process layer message linear processing methods, is characterized in that comprising the steps:
1), in the time having message to arrive message access port, packet input processing unit receives message, and message is put into the packet buffer region of random asccess memory, simultaneously according to the Ethernet ID identification message kind of message, then transmit event message and the pointer relevant micro engine to network processing unit according to message kind;
2), micro engine 1 treated side is to the general object message of transformer substation case, resolve the event information of whole process layer of digitalization transformer substation, and message put into the packet buffer region of random asccess memory;
3), micro engine 2 processes sampling value message, resolve the sampled value information of whole digital transformer substation, and message put into the packet buffer region of random asccess memory;
4), micro engine 3 processes internet protocol message, resolve IEEE1588 real-time condition and the whole digital transformer substation station level of whole digital transformer substation and manufacture message specification agreement working condition, and message is put into the packet buffer region of random asccess memory;
5), resolve while finding electric power system generation anomalous event when micro engine 1 or micro engine 2, send message event and pointer to micro engine 4, micro engine 4 starts failure wave-recording, association message is put into the failure wave-recording buffer zone of random asccess memory; Association message refers to: towards general object message and the sampling value message of transformer substation case;
6), micro engine 5 ceaselessly detects packet buffer region and the failure wave-recording buffer zone of random asccess memory, when finding that these two while being cached with new message data, puts into memory device by new data;
7), micro engine 6 is responsible for operation real-time early warning and off-line analysis program.
2. transformer station process layer message linear processing methods according to claim 1, is characterized in that: described internet protocol message comprises the precision interval clock synchronous protocol standard message of IEEE1588 network measure and control system and manufactures message specification message.
3. transformer station process layer message linear processing methods according to claim 2, is characterized in that: described memory device is disk or storage array.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110425988.2A CN102546399B (en) | 2011-12-16 | 2011-12-16 | Intelligent transformer substation process level message linear processing framework and intelligent transformer substation process level message linear processing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110425988.2A CN102546399B (en) | 2011-12-16 | 2011-12-16 | Intelligent transformer substation process level message linear processing framework and intelligent transformer substation process level message linear processing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102546399A CN102546399A (en) | 2012-07-04 |
| CN102546399B true CN102546399B (en) | 2014-09-17 |
Family
ID=46352388
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110425988.2A Active CN102546399B (en) | 2011-12-16 | 2011-12-16 | Intelligent transformer substation process level message linear processing framework and intelligent transformer substation process level message linear processing method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102546399B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104184679B (en) * | 2013-05-23 | 2018-01-12 | 广州思唯奇计算机科技有限公司 | The dispatching method and device of message in a kind of intelligent substation |
| CN106921522B (en) * | 2017-03-15 | 2023-06-30 | 国网安徽省电力公司电力科学研究院 | Networking information model detection device of intelligent substation network message recording and analyzing device |
| CN107546853A (en) * | 2017-09-07 | 2018-01-05 | 许昌许继软件技术有限公司 | A kind of substation network data acquisition, management method and device |
| CN113542043B (en) * | 2020-04-14 | 2024-06-07 | 中兴通讯股份有限公司 | Data sampling method, device, equipment and medium of network equipment |
| CN116990622B (en) * | 2023-09-26 | 2023-12-15 | 国网辽宁省电力有限公司电力科学研究院 | Fault wave recording method, device, equipment and medium of transformer substation direct current system |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1688140A (en) * | 2005-06-03 | 2005-10-26 | 清华大学 | High-speed multi-dimension message classifying algorithm design and realizing based on network processor |
| CN1885822A (en) * | 2005-06-25 | 2006-12-27 | 华为技术有限公司 | Network processor |
| CN101136852A (en) * | 2007-06-01 | 2008-03-05 | 武汉虹旭信息技术有限责任公司 | Deep pack processing method of microengine |
| CN101753584A (en) * | 2010-01-09 | 2010-06-23 | 东方电子股份有限公司 | Method for improving rapid message processing speed of intelligent transformer substation under VxWorks system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7248594B2 (en) * | 2002-06-14 | 2007-07-24 | Intel Corporation | Efficient multi-threaded multi-processor scheduling implementation |
-
2011
- 2011-12-16 CN CN201110425988.2A patent/CN102546399B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1688140A (en) * | 2005-06-03 | 2005-10-26 | 清华大学 | High-speed multi-dimension message classifying algorithm design and realizing based on network processor |
| CN1885822A (en) * | 2005-06-25 | 2006-12-27 | 华为技术有限公司 | Network processor |
| CN101136852A (en) * | 2007-06-01 | 2008-03-05 | 武汉虹旭信息技术有限责任公司 | Deep pack processing method of microengine |
| CN101753584A (en) * | 2010-01-09 | 2010-06-23 | 东方电子股份有限公司 | Method for improving rapid message processing speed of intelligent transformer substation under VxWorks system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102546399A (en) | 2012-07-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108809854B (en) | Reconfigurable chip architecture for large-flow network processing | |
| US10320713B2 (en) | Packet data traffic management apparatus | |
| CN102546399B (en) | Intelligent transformer substation process level message linear processing framework and intelligent transformer substation process level message linear processing method | |
| CN101977167B (en) | Gateway communication protocol conversion method for wireless sensor network access Modbus bus | |
| US20170237655A1 (en) | Forwarding Data Packets In Software Defined Networks | |
| US9537776B2 (en) | Ethernet traffic management apparatus | |
| CN101741766B (en) | Conversion device from CAN network to ethernet network | |
| CN103595598A (en) | Remote transparent transmission serial server based on fiber and control mode thereof | |
| CN106953853A (en) | A kind of network-on-chip gigabit Ethernet resource node and its method of work | |
| CN109525041B (en) | Secondary relay protection chip of intelligent substation and data interaction method | |
| CN113836048B (en) | Data exchange method and device based on FPGA memory dynamic allocation | |
| CN106533871A (en) | Release subscription method and system based on AFDX bus | |
| US20150110126A1 (en) | Cut through packet forwarding device | |
| CN114301995A (en) | Conversion switching and intercommunication fusion system and method of real-time industrial Ethernet protocol | |
| CN106464412A (en) | Optical packet sending method and device, processing method and optical switching device | |
| EP2926506B1 (en) | Communication module in an industrial network for reducing latency | |
| CN1984030A (en) | Method and device for controlling ATM network flow based on FPGA | |
| Lindgren et al. | End-to-end response time of IEC 61499 distributed applications over switched ethernet | |
| CN114095901A (en) | Communication data processing method and device | |
| CN105453480B (en) | Combining unit | |
| CN107682198A (en) | A kind of network communication equipment | |
| CN103401739B (en) | A kind of node apparatus supporting sensing to access the sensing network with optical packet transferring | |
| CN105282053A (en) | Method and system for preventing output head-of-line of network exchange chip from blocking | |
| US20230396555A1 (en) | Split packet router for time sensitive networking | |
| CN117395327B (en) | Method, apparatus and computer readable storage medium for Ethernet access EPA network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |