CN106982103A - The method and system of PTP messages are controlled in more than 100G optical transport chips - Google Patents

The method and system of PTP messages are controlled in more than 100G optical transport chips Download PDF

Info

Publication number
CN106982103A
CN106982103A CN201710317470.4A CN201710317470A CN106982103A CN 106982103 A CN106982103 A CN 106982103A CN 201710317470 A CN201710317470 A CN 201710317470A CN 106982103 A CN106982103 A CN 106982103A
Authority
CN
China
Prior art keywords
ptp
cachings
messages
write
message
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710317470.4A
Other languages
Chinese (zh)
Other versions
CN106982103B (en
Inventor
方继通
梁元涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fiberhome Telecommunication Technologies Co Ltd
Wuhan Fisilink Microelectronics Technology Co Ltd
Original Assignee
Fiberhome Telecommunication Technologies Co Ltd
Wuhan Fisilink Microelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fiberhome Telecommunication Technologies Co Ltd, Wuhan Fisilink Microelectronics Technology Co Ltd filed Critical Fiberhome Telecommunication Technologies Co Ltd
Priority to CN201710317470.4A priority Critical patent/CN106982103B/en
Publication of CN106982103A publication Critical patent/CN106982103A/en
Priority to PCT/CN2017/111855 priority patent/WO2018201694A1/en
Priority to MYPI2019001542A priority patent/MY202266A/en
Application granted granted Critical
Publication of CN106982103B publication Critical patent/CN106982103B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0638Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0658Clock or time synchronisation among packet nodes
    • H04J3/0661Clock or time synchronisation among packet nodes using timestamps
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/31Flow control; Congestion control by tagging of packets, e.g. using discard eligibility [DE] bits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/90Buffering arrangements
    • H04L49/9047Buffering arrangements including multiple buffers, e.g. buffer pools

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

Time synchronization technique field is supported the present invention relates to optical transport chip, and in particular to a kind of method and system of the control PTP messages in more than 100G optical transport chips.Steps of the method are:In the afterbody of PTP messages, PTP messages control mark is set;In the PTP write-in spatial caches of selection, Ethernet service passage message is write;If the PTP messages control mark of presently written Ethernet service passage message is effective, the bag description information of PTP messages is write in current cache space;Message is write again using other PTP cachings as PTP write-in cachings;When the PTP cachings that there is non-NULL, the PTP messages in PTP cachings are read.The present invention is capable of control of the completion optical transport chip of practicality and high efficiency to PTP messages, increase more than 100G control efficiency and process performance of the optical transport chip to PTP messages, reduction more than 100G optical transport chip supports the design scale and cost of IEEE1588V2 precise synchronization functions.

Description

The method and system of PTP messages are controlled in more than 100G optical transport chips
Technical field
Time synchronization technique field is supported the present invention relates to optical transport chip, and in particular to one kind is in more than 100G optical transports The method and system of PTP messages are controlled in chip.
Background technology
Under optical-fiber network market background, for transmission is in capacity and per bit cost, 100G (100GB/s) is transmitted Transmitted far ahead of 10G and 40G, 100G certainly turns into the major impetus that global optical network device increases, 100G and super 100G is just turning into the emphasis that high speed transmission technology field is broken through.
IEEE1588V2 agreements are also referred to as PTP (Precision Time Protocol, Precision Time Protocol), are current Solve the preferred version of network time synchronization technology.In the 100G Ethernet service interfaces of 100G or super 100G optical transport chips The control for supporting PTP messages is the premise for realizing precision net time synchronized.In order to support 100G interfaces in optical transport chip IEEE1588V2 precise synchronization function, it is necessary to complete the linear speed under 100G Ethernet interface speed to PTP messages Parsing identification and the control function of PTP messages.
At present, in order that optical transport chip supports IEEE1588V2 precise synchronization functions, especially for 100G Ethernet service interface supports the control process of PTP messages in precise synchronization function, is usually associated with huge message Caching process and complicated circuit control;At the same time, when supporting the application scenarios of different clocks type, such as BC (borders Clock) and TC (transparent clock), handle and controlling mechanism is more complicated and cumbersome, not only occupy substantial amounts of service message band Width, and consume larger chip design resource, thus add 100G and super 100G optical transports chip design scale and Cost.
The content of the invention
For defect present in prior art, present invention solves the technical problem that being:The completion optical transport of practicality and high efficiency Control of the chip to PTP messages, increases more than 100G control efficiency and process performance of the optical transport chip to PTP messages, drop Low more than 100G optical transport chip supports the design scale and cost of IEEE1588V2 precise synchronization functions.
To achieve the above objectives, the method that PTP messages are controlled in more than 100G optical transport chips that the present invention is provided, bag Include following steps:
Step A:When Ethernet service passage message is identified as PTP messages, PTP is set to report in the afterbody of PTP messages Text control mark, goes to step B;
Step B:The non-full PTP cachings of selection 1 write as PTP to be cached, and non-full PTP cachings are defined as:PTP is cached In at least 1 piece spatial cache be sky, go to step C;
Step C:The empty spatial cache of 1 piece of selection, Ethernet service is write in current cache space in PTP write-in cachings Passage message;If the PTP messages control mark of presently written Ethernet service passage message is effective, it is determined that presently written Ethernet service passage message is PTP messages, and the bag description information of current PTP messages is write in current cache space, is gone to Step D;
Step D:Other PTP are cached to write as PTP and cached, when PTP write-in cachings are non-full, step are re-executed C;
Step E:During performing step B to step D, when the PTP cachings that there is non-NULL, read in PTP cachings PTP messages;Non-NULL PTP caching definition be:At least 1 piece spatial cache is non-NULL in PTP cachings.
What the present invention was provided realizes the system that PTP messages are controlled in more than 100G optical transport chips of the above method, bag Include PTP marking of control module, PTP parsings identification module, PTP buffer control modules and PTP read modules;
PTP marking of control modules are used for:When Ethernet service passage message is identified as PTP messages, in PTP messages Afterbody sets PTP messages control mark, and working signal is sent to PTP buffer control modules;
PTP buffer control modules are used for:Receive after working signal, the non-full PTP cachings of selection 1 write slow as PTP Deposit, non-full PTP cachings are defined as:At least 1 piece spatial cache is sky in PTP cachings, is sent to PTP parsing identification modules PTP parsing identification signals;Receive after PTP cache control signals, other PTP cachings are write as PTP and cached, when PTP write-ins Cache for it is non-full when, again to PTP parsing identification module send PTP parsing identification signal;
PTP parsing identification modules are used for:Receive after PTP parsing identification signals, 1 piece of sky of selection delays in PTP write-in cachings Space is deposited, Ethernet service passage message is write in current cache space;If presently written Ethernet service passage message PTP messages control mark it is effective, it is determined that presently written Ethernet service passage message is PTP messages, in current cache The bag description information of current PTP messages is write in space, PTP cache control signals are sent to PTP buffer control modules;
PTP read modules are used for:During PTP parses identification module and the work of PTP buffer control modules, work as presence During the PTP cachings of non-NULL, the PTP messages in PTP cachings are read;Non-NULL PTP caching definition be:At least 1 in PTP cachings Block spatial cache is non-NULL.
Compared with prior art, the advantage of the invention is that:
PTP messages are controlled mark to be arranged at the PTP message trailers identified by the present invention, are easy to the main and auxiliary of ethernet channel PTP cachings are controlled to PTP messages.In order to support linear speed control PTP messages in Ethernet service passage, employ with whole Inclusion closes the main and auxiliary PTP caching switch forms of spatial cache storage and the PTP of the writable 1 whole bag of each spatial cache Message.The present invention controls mesh to the main and auxiliary PTP cachings of ethernet channel using write-in is completed with covering writing mechanism again Mark PTP messages.The PTP message times stamp and whole bag that ethernet channel is obtained in real time simultaneously are described, and are carried out with PTP messages Control and transmission, and then make it that the control of PTP messages is not influenceed by BC and TC clock types of the prior art, so as to ensure IEEE1588V2 time synchronizeds function more practicality and high efficiency is supported in 100G or super 100G chips.
In view of this, the present invention can not only efficiently realize the control of 100G and super 100G optical transports chip to PTP messages System, and when efficiently controlling PTP messages, it is insensitive to BC the and TC clock types of time synchronized application scenarios.At the same time, The present invention significantly improves control efficiency and process performance of the 100G or super 100G optical transports chips to PTP messages, reduces The chip design resource and design complexities of IEEE1588V2 precise synchronization functions are supported, and then is also being designed for chip Advantage is brought on scale and design cost, is very suitable for promoting.
Brief description of the drawings
Fig. 1 be the embodiment of the present invention in more than 100G optical transport chips control PTP messages method flow chart;
Fig. 2 be the embodiment of the present invention in more than 100G optical transport chips control PTP messages system connection block diagram.
Embodiment
The present invention is described in further detail below in conjunction with drawings and Examples.
It is shown in Figure 1, the method that PTP messages are controlled in more than 100G optical transport chips in the embodiment of the present invention, Comprise the following steps:
S1:When receiving Ethernet service passage message, the real-time time stamp for receiving message is produced, when Ethernet service is logical When road message is identified as PTP messages, according to giving tacit consent to register or custom-configuring, PTP messages are set in the afterbody of PTP messages Control mark, goes to S2.
S2:Whether each PTP cachings for judging Ethernet service passage respectively are non-full, if so, selection 1 is non-full PTP cachings write as PTP to be cached, and is gone to S3, is otherwise re-executed S2.
All PTP cachings in S2 include main PTP cachings and auxiliary PTP cachings, and each PTP cachings are divided into 4 pieces of cachings Space, the PTP messages of the writable 1 whole bag of every piece of spatial cache (spatial cache supports the message length of 1518 bytes);PTP Caching is that non-full definition is:At least 1 piece spatial cache is sky in PTP cachings;If main PTP cachings and auxiliary PTP cachings are It is non-full, then select main PTP cachings to be write as PTP and cache.It is the main PTP cachings of write-in in first time, is being exactly next root Indicated according to switching control in the non-full PTP cachings that write-in is switched to.
S3:Indicated to select 1 piece of empty spatial cache in PTP write-in cachings according to switching control, in current cache space The 2nd internal memory initial address at, the Ethernet service passage message received is sequentially written in, until be written to Ethernet service passage Untill message trailer or current cache space tail, wherein message trailer or cushion space tail, to write cut-off condition, is turned with first writing To S4.
S4:Judge that the PTP messages control of presently written Ethernet service passage message marks whether effectively, if (first Certainly condition is that PTP messages control mark is present, i.e., current Ethernet service passage message writes in cushion space), S6 is gone to, Otherwise (for example PTP messages control mark is not present, i.e., current Ethernet service passage message does not write in cushion space) turns To S5.
S5:Produce current cache space and re-write instruction, re-executing S2, (i.e. covering writes next Ethernet service Passage message).
S6:The write-in of current cache space is produced to complete to indicate, at the 1st internal memory initial address in current cache space, The bag description information of current PTP messages is write, bag description information receives the real-time of current PTP messages including what is produced in S1 Timestamp, goes to S7.
S7:Produce caching switching control to indicate, other PTP cachings are write as PTP and cached, S8 is gone to.
S8:Judge whether PTP write-in cachings are non-full, if so, jumping to S3, otherwise re-execute S8.
It is further comprising the steps of during S2 to S8 is performed:
S9:It is non-NULL persistently to have detected whether PTP cachings, and PTP cachings are that the definition of non-NULL is:At least 1 in PTP cachings Block spatial cache is non-NULL, and sky detection is judged by whole packet mode;If so, reading the PTP reports in PTP cachings in the way of poll Text, PTP caching read operations are stopped until major-minor PTP cachings are space-time;Otherwise (all PTP cachings are sky) re-executes S9。
Below using 200G OTN Framer chips as specific embodiment, come illustrate in the embodiment of the present invention in 100G The method that PTP messages are controlled in above optical transport chip.
Step one:During 200G OTN Framer chip initiations, all PTP packet labelings patterns of register acquiescence identification, And register default setting is:To all PTP messages in addition to peer delay strategy message class messages, enabled in afterbody PTP messages control mark is effective, goes to step 2.
Step 2:Detect 200G OTN Framer chip 100G Ethernet service passages main and auxiliary PTP caching be It is non-full.In the empty spatial cache that 100G Ethernet service passages message is write to main PTP cachings, step 3 is gone to.
Step 3:Presently written 100G Ethernet service passages message is Sync messages, and the PTP messages of the message are controlled Mark is effective, at the 1st internal memory initial address in current cache space, writes the bag description information of current PTP messages, goes to Step 4.
Step 4:Under current 100G Ethernet services passage, produce caching switching control and indicate, delay current main PTP Deposit and write control and switch to auxiliary PTP caching;PTP write-in caching of the i.e. auxiliary PTP cachings as this Ethernet service passage, the PTP Write-in caching (i.e. auxiliary PTP cachings) is non-full, and Ethernet service passage report is write according to above-mentioned steps in PTP write-in cachings Text.
During step 4 is performed, the main PTP cachings for detecting current 100G Ethernet services passage are non-NULL, Sync messages are read in the way of whole bag in main PTP cachings.
200G OTN Framer chips include 2 road 100G Ethernet interface passages in above-mentioned specific embodiment, are opening When ptp mode works, had been completed per road 100G Ethernet services message when writing caching the identification of specific PTP messages, Marking of control and bag description information are associated.When to all PTP messages in addition to peer delay strategy message class messages, in tail When enable PTP message control marks in portion are effective, the method that PTP messages are controlled by the present invention is efficiently realized only to target PTP Message is exported from main or auxiliary PTP cachings, is significantly improved control of the 100G or super 100G optical transports chips to PTP messages and is imitated Rate and process performance.
At the same time every piece of spatial cache of the main and auxiliary PTP cachings of 100G PTP buffer control modules respectively supports one The message length of 1518 bytes so that the control of the larger self-defined PTP messages of the expansible support of 100G passages;In addition PTP is reported The control of text is insensitive to BC and TC clock types, is also effectively increased 100G and super 100G optical transports chip in time synchronized Application under scene.
It is shown in Figure 2, it is provided in an embodiment of the present invention to realize being controlled in more than 100G optical transport chips for the above method The system of PTP messages processed, including timestamp generation module, Ethernet service module, PTP marking of control module, PTP parsing identification Module, PTP buffer control modules, PTP read modules and message processing module (MPM).
Timestamp generation module is used for:When receiving Ethernet service passage message, the real-time time for receiving message is stabbed Send to Ethernet service module.
Ethernet service module is used for:Real-time time is stabbed to the message in the way of wrapping description and received to be associated.
PTP marking of control modules are used for:When Ethernet service passage message is identified as PTP messages, in PTP messages Afterbody sets PTP messages control mark, and working signal is sent to PTP buffer control modules.
PTP buffer control modules are used for:Receive after working signal, the non-full PTP cachings of selection 1 write slow as PTP Deposit, non-full PTP cachings are defined as:At least 1 piece spatial cache is sky in PTP cachings, is sent to PTP parsing identification modules PTP parsing identification signals.Receive after PTP cache control signals, other PTP cachings are write as PTP and cached, when PTP write-ins Cache for it is non-full when, again to PTP parsing identification module send PTP parsing identification signal.
PTP cachings include main PTP cachings and auxiliary PTP cachings, and PTP buffer control modules select 1 non-full PTP caching to make Include for the PTP workflows for writing caching:If main PTP cachings and auxiliary PTP cachings are non-full, main PTP cachings conduct is selected PTP write-in cachings.
PTP parsing identification modules are used for:Receive after PTP parsing identification signals, 1 piece of sky of selection delays in PTP write-in cachings Space is deposited, Ethernet service passage message (the 2nd internal memory starting point in current cache space is write in current cache space At location, Ethernet service passage message is write, until being written to Ethernet service passage message trailer or current cache space tail is Only).If the PTP messages control mark of presently written Ethernet service passage message is effective, it is determined that presently written ether Network service passage message is PTP messages, and the bag description information that current PTP messages are write in current cache space (is delayed currently Deposit at the 1st internal memory initial address in space, write the bag description information of current PTP messages, that is, receive the reality of current PTP messages When timestamp), to PTP buffer control modules send PTP cache control signals.
PTP read modules are used for:During PTP parses identification module and the work of PTP buffer control modules, work as presence During the PTP cachings of non-NULL, the PTP messages in PTP cachings are read;Non-NULL PTP caching definition be:At least 1 in PTP cachings Block spatial cache is non-NULL.
Message processing module (MPM) is used for:Complete the processing function of message.
Further, the present invention is not limited to the above-described embodiments, for those skilled in the art, Without departing from the principles of the invention, some improvements and modifications can also be made, these improvements and modifications are also considered as the present invention Protection domain within.The content not being described in detail in this specification belongs to existing skill known to professional and technical personnel in the field Art.

Claims (10)

1. a kind of method that PTP messages are controlled in more than 100G optical transport chips, it is characterised in that this method includes following step Suddenly:
Step A:When Ethernet service passage message is identified as PTP messages, PTP message controls are set in the afterbody of PTP messages System mark, goes to step B;
Step B:The non-full PTP cachings of selection 1 write as PTP to be cached, and non-full PTP cachings are defined as:In PTP cachings extremely Rare 1 piece of spatial cache is sky, goes to step C;
Step C:The empty spatial cache of 1 piece of selection, writes Ethernet service passage in current cache space in PTP write-in cachings Message;If the PTP messages control mark of presently written Ethernet service passage message is effective, it is determined that presently written ether Network service passage message is PTP messages, and the bag description information of current PTP messages is write in current cache space, step is gone to D;
Step D:Other PTP are cached to write as PTP and cached, when PTP write-in cachings are non-full, step C are re-executed;
Step E:During performing step B to step D, when the PTP cachings that there is non-NULL, the PTP reports in PTP cachings are read Text;Non-NULL PTP caching definition be:At least 1 piece spatial cache is non-NULL in PTP cachings.
2. the method for PTP messages is controlled in more than 100G optical transport chips as claimed in claim 1, it is characterised in that:Step Writing Ethernet service passage message in current cache space described in rapid C includes below scheme:In current cache space At 2nd internal memory initial address, write Ethernet service passage message, until be written to Ethernet service passage message trailer or Untill the tail of current cache space.
3. the method for PTP messages is controlled in more than 100G optical transport chips as claimed in claim 2, it is characterised in that:Step The flow for the bag description information that current PTP messages are write in current cache space described in rapid C is:In current cache space At 1st internal memory initial address, the bag description information of current PTP messages is write.
4. the method for PTP messages is controlled in more than 100G optical transport chips as claimed in claim 1, it is characterised in that:Step PTP cachings described in rapid B include main PTP cachings and auxiliary PTP cachings, and the non-full PTP cachings of the selection 1 write as PTP Caching includes below scheme:If main PTP cachings and auxiliary PTP cachings are non-full, select main PTP cachings to be write as PTP and cache.
5. the method that PTP messages are controlled in more than 100G optical transport chips as described in any one of Claims 1-4, it is special Levy and be:Step A is further comprising the steps of:When receiving Ethernet service passage message, the real-time time for receiving message is produced Stamp;Bag description information described in step C includes receiving the real-time time stamp of current PTP messages.
6. it is a kind of realize any one of claim 1 to 5 methods described PTP messages are controlled in more than 100G optical transport chips System, it is characterised in that:The system include PTP marking of control module, PTP parsing identification module, PTP buffer control modules and PTP read modules;
PTP marking of control modules are used for:When Ethernet service passage message is identified as PTP messages, in the afterbody of PTP messages PTP messages control mark is set, working signal is sent to PTP buffer control modules;
PTP buffer control modules are used for:Receive after working signal, the non-full PTP cachings of selection 1 write as PTP to be cached, non- Full PTP cachings are defined as:At least 1 piece spatial cache is sky in PTP cachings, and PTP parsings are sent to PTP parsing identification modules Recognize signal;Receive after PTP cache control signals, other PTP cachings are write as PTP and cached, when PTP write-in cachings are non- Man Shi, sends PTP parsing identification signals to PTP parsing identification modules again;
PTP parsing identification modules are used for:Receive after PTP parsing identification signals, the empty caching of 1 piece of selection is empty in PTP write-in cachings Between, Ethernet service passage message is write in current cache space;If the PTP of presently written Ethernet service passage message Message control mark is effective, it is determined that presently written Ethernet service passage message is PTP messages, in current cache space The bag description information of current PTP messages is write, PTP cache control signals are sent to PTP buffer control modules;
PTP read modules are used for:During PTP parses identification module and the work of PTP buffer control modules, when there is non-NULL PTP caching when, read PTP caching in PTP messages;Non-NULL PTP caching definition be:At least 1 piece is delayed in PTP cachings Space is deposited for non-NULL.
7. the system of PTP messages is controlled in more than 100G optical transport chips as claimed in claim 6, it is characterised in that:Institute State PTP parsing identification modules the workflow of Ethernet service passage message is write in current cache space and be:Delay currently Deposit at the 2nd internal memory initial address in space, write Ethernet service passage message, until being written to Ethernet service passage message Untill tail or current cache space tail.
8. the system of PTP messages is controlled in more than 100G optical transport chips as claimed in claim 6, it is characterised in that:Institute The flow for stating PTP parsing identification modules bag description information that current PTP messages are write in current cache space is:Delay currently Deposit at the 1st internal memory initial address in space, write the bag description information of current PTP messages.
9. the system of PTP messages is controlled in more than 100G optical transport chips as claimed in claim 6, it is characterised in that:Institute Stating the cachings of the PTP in PTP buffer control modules includes main PTP cachings and auxiliary PTP cachings, and PTP buffer control modules selection 1 is non- Full PTP cachings include as the PTP workflows for writing caching:If main PTP cachings and auxiliary PTP cachings are non-full, selection Main PTP cachings write as PTP to be cached.
10. the system that PTP messages are controlled in more than 100G optical transport chips as described in any one of claim 6 to 9, it is special Levy and be:The system also includes timestamp generation module and Ethernet service module;
Timestamp generation module is used for:When receiving Ethernet service passage message, the real-time time for receiving message is stabbed and sent To Ethernet service module;
Ethernet service module is used for:Real-time time is stabbed associated with the message received;
Description information in the PTP parsings identification module includes receiving the real-time time stamp of current PTP messages.
CN201710317470.4A 2017-05-05 2017-05-05 The method and system of PTP message are controlled in 100G or more optical transport chip Active CN106982103B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201710317470.4A CN106982103B (en) 2017-05-05 2017-05-05 The method and system of PTP message are controlled in 100G or more optical transport chip
PCT/CN2017/111855 WO2018201694A1 (en) 2017-05-05 2017-11-20 Method and system for controlling ptp message in optical transmission chip supporting transmission rate of over 100g/s
MYPI2019001542A MY202266A (en) 2017-05-05 2017-11-20 Method and system for controlling ptp message in optical transmission chip supporting transmission rate of over 100g/s

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710317470.4A CN106982103B (en) 2017-05-05 2017-05-05 The method and system of PTP message are controlled in 100G or more optical transport chip

Publications (2)

Publication Number Publication Date
CN106982103A true CN106982103A (en) 2017-07-25
CN106982103B CN106982103B (en) 2019-01-18

Family

ID=59341700

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710317470.4A Active CN106982103B (en) 2017-05-05 2017-05-05 The method and system of PTP message are controlled in 100G or more optical transport chip

Country Status (3)

Country Link
CN (1) CN106982103B (en)
MY (1) MY202266A (en)
WO (1) WO2018201694A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018201694A1 (en) * 2017-05-05 2018-11-08 烽火通信科技股份有限公司 Method and system for controlling ptp message in optical transmission chip supporting transmission rate of over 100g/s
WO2019134607A1 (en) * 2018-01-02 2019-07-11 中国移动通信有限公司研究院 Information processing method and device, communication apparatus, and computer readable storage medium

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114268670B (en) * 2021-12-31 2024-03-29 上海创时汽车科技有限公司 Ethernet asynchronous message processing system and method based on time triggering

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101252404A (en) * 2008-03-31 2008-08-27 重庆大学 Distributed network clock synchronizing system and method based on FPGA
CN101834685A (en) * 2010-04-16 2010-09-15 华为技术有限公司 1588 message extracting and processing method and equipment
WO2012166711A1 (en) * 2011-06-01 2012-12-06 Finite State Research Llc Method for improving accuracy in computation of one-way transfer time for network time synchronization
CN103138887A (en) * 2011-12-05 2013-06-05 中兴通讯股份有限公司 Processing method of 1588 event messages and processing method of 1588 event messages
EP2903005A1 (en) * 2014-01-30 2015-08-05 Imperx, Inc. Video event recording system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040047367A1 (en) * 2002-09-05 2004-03-11 Litchfield Communications, Inc. Method and system for optimizing the size of a variable buffer
CN103595653A (en) * 2013-11-18 2014-02-19 福建星网锐捷网络有限公司 Cache distribution method, device and apparatus
CN104660360B (en) * 2015-02-03 2017-05-03 电信科学技术第五研究所 Ethernet data and multi-channel E1 data processing method and system
CN106982103B (en) * 2017-05-05 2019-01-18 烽火通信科技股份有限公司 The method and system of PTP message are controlled in 100G or more optical transport chip

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101252404A (en) * 2008-03-31 2008-08-27 重庆大学 Distributed network clock synchronizing system and method based on FPGA
CN101834685A (en) * 2010-04-16 2010-09-15 华为技术有限公司 1588 message extracting and processing method and equipment
WO2012166711A1 (en) * 2011-06-01 2012-12-06 Finite State Research Llc Method for improving accuracy in computation of one-way transfer time for network time synchronization
CN103138887A (en) * 2011-12-05 2013-06-05 中兴通讯股份有限公司 Processing method of 1588 event messages and processing method of 1588 event messages
EP2903005A1 (en) * 2014-01-30 2015-08-05 Imperx, Inc. Video event recording system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018201694A1 (en) * 2017-05-05 2018-11-08 烽火通信科技股份有限公司 Method and system for controlling ptp message in optical transmission chip supporting transmission rate of over 100g/s
WO2019134607A1 (en) * 2018-01-02 2019-07-11 中国移动通信有限公司研究院 Information processing method and device, communication apparatus, and computer readable storage medium

Also Published As

Publication number Publication date
CN106982103B (en) 2019-01-18
MY202266A (en) 2024-04-21
WO2018201694A1 (en) 2018-11-08

Similar Documents

Publication Publication Date Title
KR101611516B1 (en) Method and system for improving serial port memory communication latency and reliability
CN106982103A (en) The method and system of PTP messages are controlled in more than 100G optical transport chips
CN102932696B (en) Satellite-borne high-speed data multiplexer system and realizing method thereof
CN101834685B (en) 1588 message extracting and processing method and equipment
EP2591572B1 (en) Techniques employing flits for clock gating
CN104978150B (en) Control method of memory device, and memory system
CN112948295B (en) FPGA and DDR high-speed data packet transmission system and method based on AXI4 bus
CN105553636B (en) A kind of remaining model F C sendaisles vertical sync circuit and method
CN104702860B (en) Video image switching system based on FPGA
CN105516023A (en) Message forwarding method and apparatus
US20200120045A1 (en) Real-time data processing and storage apparatus
CN104461967B (en) It is a kind of to support synchronous and asynchronous transfer mode parallel data grabbing card
CN105611402A (en) Channel expansion method supporting multipath PCM (Pulse Code Modulation) audio playing
CN105389282A (en) Communication method of processor and ARINC429 bus
CN114390117A (en) High-speed continuous data stream storage processing device and method based on FPGA
CN1913408B (en) Industrial Ethernet bus chock smothing processing method
CN101072213B (en) Multi antenna multiplexing interpolation device
CN104281546A (en) Wireless communication apparatus and method
CN103414623A (en) System and method for achieving baseband signal communication based on NandFlash bus in GNSS
CN105337898A (en) Double-cache message processing method with control information separated from data
TWI467381B (en) Method, apparatus and system for reducing memory latency
CN106559159B (en) Circuit emulation service clock synchronization detecting method and device
US20060028902A1 (en) Digital delay buffers and related methods
CN202172415U (en) Base-band lossless switching device based on RS frame structure
JPH01161466A (en) System for transmitting data

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant