CN102701138A - Large-area layered etching and transferring method for metal-assisted silicon nanowire array - Google Patents

Large-area layered etching and transferring method for metal-assisted silicon nanowire array Download PDF

Info

Publication number
CN102701138A
CN102701138A CN2012101266535A CN201210126653A CN102701138A CN 102701138 A CN102701138 A CN 102701138A CN 2012101266535 A CN2012101266535 A CN 2012101266535A CN 201210126653 A CN201210126653 A CN 201210126653A CN 102701138 A CN102701138 A CN 102701138A
Authority
CN
China
Prior art keywords
silicon
etching
nanowire array
silicon nanowire
layering
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2012101266535A
Other languages
Chinese (zh)
Inventor
揭建胜
王艳
张晓珍
张希威
卞良
吴艺明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou University
Original Assignee
Suzhou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou University filed Critical Suzhou University
Priority to CN2012101266535A priority Critical patent/CN102701138A/en
Publication of CN102701138A publication Critical patent/CN102701138A/en
Pending legal-status Critical Current

Links

Landscapes

  • Weting (AREA)
  • Silicon Compounds (AREA)

Abstract

The invention discloses a large-area layered etching and transferring method of a metal-assisted silicon nanowire array, which is characterized in that a Si sheet subjected to primary wet etching is heated in air to partially melt an Ag nanoparticle catalyst at the bottom of the silicon nanowire array, partial Ag nanoparticles are adhered to the side wall of the silicon nanowire array, the adhered Ag nanoparticles are transversely etched in the secondary etching process, so that the silicon nanowire array generates a regular fault through secondary etching reaction, and then the silicon nanowire array on the fault is stripped by using an adhesive tape. The invention provides a method for layered etching and transferring of a silicon nanowire array for industrial production, which can realize the full utilization of a silicon substrate material of a body and the manufacture of a flexible silicon nanometer device.

Description

A kind of metal auxiliary silicon nano-wire array large tracts of land layering etching and transfer method
 
Technical field
The present invention relates to field of nano material preparation; Be specifically related to a kind of metal auxiliary silicon nano-wire array large tracts of land layering etching and transfer method; Utilize metal catalytic electroless plating chemical method etching silicon nano line array technique; Direct-fired method is handled metallic catalyst in the employing air, makes silicon nanowire array in secondarily etched reaction, produce a neat tomography through etching, and utilizes the method for this tomography transferred silicon nano-wire array.
Background technology
Silicon nanowires (silicon nanowires; SiNWs) typical case as the one dimension silicon nano material represents; Remove and have the special nature that conventional semiconductor material has; Also demonstrate physical property and the chemical property such as field emission, thermal conductivity, visible photoluminescent and catalysis that are different from the body silicon materials, have a huge application at aspects such as nano electron device, opto-electronic device and new forms of energy potential.Through utilizing the good light absorption of silicon nanowire array (fall in luminous effect), and the efficient carrier separation and the transport capability that bring of p-n junction radially, silicon nanowire array shows important application prospects in photovoltaic device of new generation.
People such as Peng Kui celebrating in 2006 have invented the method for metal catalytic electroless plating chemical method etch silicon nanometer, and the method is a direct growth on silicon base, does not need outside silicon source, and silicon nanowire array is formed by the direct etch silicon substrate of etching liquid.This method is applicable to that the large tracts of land of silicon nanowire array is synthetic, not only with low cost, method is simple, is easy to control, and repeatability better.
In application facet, because the excellent extinction ability of silicon nanowire array, very hundreds of microns monocrystal silicon substrate of the extinction ability of thin silicon nano-wire array (about 10 microns) and tradition are suitable, and the thickness of this meaning silicon nanowire array photovoltaic device can reduce greatly.But at present common way be with silicon nanowire array after etching on the monocrystal silicon substrate; Directly apply to the preparation of photovoltaic device; The monocrystal silicon substrate of array bottom does not in fact play a role, and only plays the array supporting role, causes the very big waste of silicon base like this.For further reducing the cost of synthetic silicon nanowire array, be badly in need of the development relevant art, make silicon nanowire array can realize large tracts of land etching and transfer.The silicon nanowire array of metal auxiliary etch large tracts of land layering remaining monocrystal silicon substrate after shifting can be utilized after polishing once more, thereby realizes making full use of of silicon base.And be transferred to flexible substrates through silicon nanowires being received array, also help to realize the application of flexible photovoltaic device.People such as Jeffrey M. Weisse adopted the method for 75 ℃ of hot-water soaks processing to make the catalyst layering in 2010 [1], make the silicon nanowires layering through etching once more.But the Catalyst processing method that adopts is complicated, and the silicon linear diameter is very big, and the silicon line is easy to come off in the solution soaking processing procedure, is unfavorable for the transfer of silicon nanowire array.List of references: [1] J. M. Weisse, D. R. Kim, C. H. Lee, and X. L. Zheng, Nano Lett., 11,1300-1305 (2011).
Summary of the invention
For the bulk silicon that makes the metal auxiliary etch prepare silicon nanowire array is fully used; And silicon nanowire array is used to make the flexible silicon nano-device; The invention provides a kind of metal auxiliary silicon nano-wire array large tracts of land layering etching and transfer method, utilize metal catalytic electroless plating chemical method, prepare on the basis of silicon nanowire array an etching; With silicon nanowire array annealing in process in air; Make metal catalyst particles fusing and part be attached on the array sidewall, lateral etching takes place in secondarily etched, thereby in silicon nanowire array, produce a lateral fault.Then utilize certain means that it is peeled off, the silicon nanowire array after peeling off is as preparation flexible silicon nano-device.
The apprizing system of the apprizing system appearance treatment plant of appearance treatment plant reaches above-mentioned technique effect for realizing above-mentioned technical purpose, and the present invention realizes through following technical scheme:
A kind of metal auxiliary silicon nano-wire array large tracts of land layering etching and transfer method: the lower characteristics of fusing point of utilizing the Ag nano particle; Wet etching is prepared nanoscale Ag catalyst heat treated in air that silicon nanowire array uses; Ag nanocatalyst particles fuse is separated; Make part A g nano particle be attached on the sidewall of silicon nanowire array, in etching reaction once more, lateral etching can take place in the Ag nano particle that sticks; Thereby make silicon nanowire array through horizontal neat tomography of secondarily etched generation, its specific operation process is:
Step 1) is got the polishing monocrystalline silicon piece of any crystal orientation and doping content, after being cut into area and being about 1cm * 1cm fritter, is V (H through acetone ultrasonic cleaning l0min, alcohol ultrasonic cleaning l0min, volume ratio successively at room temperature 2O 2): V (H 2SO 4The ultrasonic l0min of)=1:3 cleaning fluid cleans silicon chip, and it is subsequent use to utilize nitrogen to dry up after deionized water is cleaned;
Step 2) silicon chip after will cleaning immerses HF, AgN0 3Concentration is respectively in the mixed solution of 4.6mol/L, 0.02mol/L, makes silicon chip surface plate one deck nanometer Ag particle uniformly, uses the washed with de-ionized water silicon base;
Silicon chip after step 3) plating Ag handles places HF, H 2O 2Solubility is respectively in the etching liquid of 4.6mol/L, 0.4mol/L carries out the etching first time;
After etching afterwash of step 4) silicon base dries up, will have silicon chip 150 ℃ of heated at constant temperature 1h in air of one deck silicon nanowire array;
Put into HF/H after the step 5) heating 2O 2Carry out the etching second time in the etching liquid;
Obtain the silicon nanowire array of layering after the step 6) etching finishes, mode such as use that gummed paper is peeled off is to the silicon nanowire array lift-off processing.
Further, make Ag nanocatalyst particles fuse, about 100 ℃, through experimental verification, the optimized temperature that can make silicon nanowire array produce tomography is about 150 ℃ according to the fusing point of Ag nano particle.
What further, select for use in the specific embodiments is that N (100) resistivity is that 1.5-2 Ω cm and N (100) doping Sb resistivity are the polishing monocrystalline silicon piece of 0.01-0.008 Ω cm.
Further, for the silver-plated time control of silicon chip surface, at HF, AgN0 3Concentration is respectively 4.6mol/L, 0.02mol/L solution reaction time and is controlled in the 20-30s.
Further, to having the silicon chip heat treated of one deck silicon nanowire array after the etching, 150 ℃ of heating 1h in air.
Further, secondarily etched after the heat treated, at HF, H 2O 2Solubility is respectively that etch period is controlled at about 40min in the etching liquid of 4.6mol/L, 0.4mol/L.
Further, the silicon nanowire array that obtains layering is peeled off it, uses normal tape to be bonded at above the silicon chip that obtains the layering silicon nanowire array, uses certain force and obtains silicon nanowire array.
Further, the method not only can etching obtain two-layer silicon nano-array, also can obtain the silicon nanowire array of repeatedly layering, and simultaneously to different crystal orientations, the monocrystalline silicon piece of different levels of doping is suitable for.Empirical tests all is suitable for the monocrystalline silicon piece in (100), (110) and (111) crystal orientation, and is also suitable to the monocrystalline silicon piece of different levels of doping.
The invention has the beneficial effects as follows:
The present invention can provide a kind of method that is used for suitability for industrialized production, can realize making full use of of bulk silicon base material, and the making of flexible silicon nano-device.
Description of drawings
Fig. 1: the reaction mechanism figure of metal auxiliary silicon nano-wire array large tracts of land etching layering.
The specific embodiment
Below with reference to accompanying drawing and combine embodiment, specify the present invention.
Referring to shown in Figure 1:
One, prepare material:
With monoblock N-Si (100) resistivity is that 1.5~2 Ω cm or N-Si (100) resistivity are the polishing monocrystalline silicon piece of 0.01~0.008 Ω cm; Be cut into the fritter that area is about 1cm * 1cm, use acetone ultrasonic cleaning (room temperature l0 min), alcohol ultrasonic cleaning (room temperature l0 min), cleaning fluid V (H then successively 2O 2): V (H 2SO 4)=1:3 ultrasonic cleaning (room temperature l0 min) cleans up silicon chip subsequent use with deionized water at last.Preparation HF, AgN0 3Concentration is respectively 4.6mol/L, 0.02mol/L solution and HF, H 2O 2Solubility is respectively the etching liquid of 4.6mol/L, 0.4mol/L.
Two, chemical method plating Ag nanoparticle catalyst:
Silicon chip is put into HF, AgN0 3Concentration is respectively in 4.6mol/L, the 0.02mol/L solution, and burnishing surface reacts 20~30s and makes silicon chip surface cover one deck nanoscale Ag particle uniformly as catalyst up, uses the washed with de-ionized water substrate.
Three, preparation silicon nanowire array:
Silicon chip behind the plating Ag nanocatalyst is put into HF, H 2O 2Concentration is respectively in the etching liquid of 4.6mol/L, 0.4mol/L, reacts 30 min, obtains the silicon nanowire array that length is about 15 μ m, with washed with de-ionized water and use N 2Dry up.
Four, the silicon nanowire array that adds the hot preparation layering in the air:
Have silicon chip 150 ℃ of heated at constant temperature 1 h in air of one deck silicon nanowire array after the etching, put into HF, H after the heating 2O 2Concentration is respectively the secondarily etched 35min of etching liquid of 4.6mol/L, 0.4mol/L, takes out the back and cleans up back N with deionized water 2Dry up.The heating for multiple times etching can obtain repeatedly layering.The Ag catalyst is used HNO 3To remove, washed with de-ionized water N2 dries up.Sample preparation can be observed the layering result with ESEM.
Five, peeling off of silicon nanowire array:
The silicon chip that has silicon nanowire array after layering is handled is attached to burnishing surface etching gained silicon nanowire array top with adhesive tape, and the application of force is peeled off and obtained silicon nanowire array.

Claims (7)

1. metal auxiliary silicon nano-wire array large tracts of land layering etching and transfer method is characterized in that, the silicon nanowire array of wet etching preparation uses the nanometer-level silver particle to make catalyst; Utilize the lower characteristics of fusing point of Ag nano particle; Heating makes Ag nanocatalyst particle fusing take place and shrink in air, thereby makes the Ag nano particle partly be attached on the silicon nanowire array sidewall, the Ag nano particle trend lateral etching that sticks in the etching once more; Thereby make silicon nanowire array produce tomography; The method can realize that repeatedly the layering agent is peeled off, and also is applicable to the monocrystalline silicon piece of different crystal orientations and different levels of doping simultaneously, and its specific operation process is:
Step 1) the method is applicable to the monocrystalline silicon piece of different crystal orientations and different levels of doping; During concrete operations, choosing the monocrystalline silicon piece of any one crystal orientation and doping content, after being cut into area and being about 1cm * 1cm fritter, is V (H through acetone ultrasonic cleaning l0min, alcohol ultrasonic cleaning l0min, volume ratio at room temperature successively 2O 2): V (H 2SO 4)=1:3 cleaning fluid ultrasonic cleaning l0min cleans up the back with silicon chip and dries up subsequent use with nitrogen;
Step 2) silicon chip that cleans up is immersed HF, AgN0 3Concentration is respectively in the mixed solution of 4.6mol/L, 0.02mol/L and makes silicon chip surface plate one deck nanometer Ag stratum granulosum uniformly, with deionized water substrate is cleaned up again;
Silicon chip after step 3) will be handled places HF, H 2O 2Solubility is respectively etching a period of time in the etching liquid of 4.6mol/L, 0.4mol/L, forms the ground floor silicon nanowire array;
The silicon chip that will have one deck silicon nanowire array after etching of step 4) is cleaned with deionized water and is dried up, and in air 150 ℃ of heated at constant temperature 1h;
Silicon chip after the step 5) heating is put into HF/H 2O 2Carry out secondarily etchedly in the etching liquid, etch period is by the decision of the height of the second layer array of hope, but the oversize reaction time can cause the ground floor silicon nanowire array to come off, the reaction time of therefore optimizing is about 40 min;
Obtain the silicon nanowire array of layering after the step 6) etching finishes, mode such as use that gummed paper is peeled off is to silicon nanowire array lift-off processing successively.
2. metal auxiliary silicon nano-wire array large tracts of land layering etching according to claim 1 and transfer method; It is characterized in that: utilize the lower characteristics of Ag nano particle fusing point; In air, heat; Make catalyst A g nano particle melt portions be attached on the sidewall of silicon nanowire array, the temperature that can make the silicon nanowire array reaction generate tomography is about 150 ℃.
3. metal auxiliary silicon nano-wire array large tracts of land layering etching according to claim 1 and transfer method; It is characterized in that: the method is applicable to the monocrystalline silicon piece of different crystal orientations and different levels of doping, and to be N (100) resistivity be 1.5-2 Ω cm and N (100) the doping Sb resistivity polishing monocrystalline silicon piece as 0.01-0.008 Ω cm to the silicon chip that uses in the specific embodiments.
4. metal auxiliary silicon nano-wire array large tracts of land layering etching according to claim 1 and transfer method is characterized in that: for the silicon chip surface plating control of nanocatalyst silver time, silicon chip is at HF, AgN0 3Concentration is respectively that the reaction time is controlled in the 20-30s in 4.6mol/L, the 0.02mol/L solution.
5. metal auxiliary silicon nano-wire array large tracts of land layering etching according to claim 1 and transfer method is characterized in that: to silicon chip heat treated in air after etching, at 150 ℃ of following heated at constant temperature 1h.
6. according to the said metal auxiliary silicon of claim 1 nano-wire array large tracts of land layering etching and transfer method, it is characterized in that: in air after the heat treated secondarily etched after, at HF, H 2O 2Solubility is respectively that etch period is controlled at about 40min in the etching liquid of 4.6mol/L, 0.4mol/L.
7. according to the said metal auxiliary silicon of claim 1 nano-wire array large tracts of land layering etching and transfer method; It is characterized in that: obtain behind the silicon nanowire array of layering it being peeled off; Use common gummed paper to be bonded at layering silicon nanowire array top; Use certain force and gummed paper is torn obtain silicon nanowire array, the method not only can etching obtain two-layer silicon nanowire array, also can etching obtains multilayer and successively peels off.
CN2012101266535A 2012-04-27 2012-04-27 Large-area layered etching and transferring method for metal-assisted silicon nanowire array Pending CN102701138A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2012101266535A CN102701138A (en) 2012-04-27 2012-04-27 Large-area layered etching and transferring method for metal-assisted silicon nanowire array

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2012101266535A CN102701138A (en) 2012-04-27 2012-04-27 Large-area layered etching and transferring method for metal-assisted silicon nanowire array

Publications (1)

Publication Number Publication Date
CN102701138A true CN102701138A (en) 2012-10-03

Family

ID=46894279

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2012101266535A Pending CN102701138A (en) 2012-04-27 2012-04-27 Large-area layered etching and transferring method for metal-assisted silicon nanowire array

Country Status (1)

Country Link
CN (1) CN102701138A (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103337449A (en) * 2013-04-28 2013-10-02 中国科学院合肥物质科学研究院 Method for transplanting silicon nanowire array and preparing simple device thereof
CN103337455A (en) * 2013-06-13 2013-10-02 浙江大学 Preparation method of Si nanowire arrays
CN103681965A (en) * 2013-12-03 2014-03-26 常州大学 Preparation method of flexible substrate silicon nanowire heterojunction solar cell
CN103887367A (en) * 2014-03-06 2014-06-25 陕西师范大学 Preparation method of silicon micro-nano hole antireflection texture by utilizing silver nanoparticles to assist secondary etching
CN104045054A (en) * 2014-05-14 2014-09-17 中国科学院合肥物质科学研究院 Method for preparing high-adhesion micro-nano array structure film through wet etching and reverse transfer printing
CN104835719A (en) * 2015-04-01 2015-08-12 浙江大学 Porous SiO2 nanowire array preparation method
CN106629579A (en) * 2015-11-03 2017-05-10 中国科学院苏州纳米技术与纳米仿生研究所 Preparation method of micro-electromechanical device
CN107265398A (en) * 2017-06-15 2017-10-20 西南交通大学 The silicon that is etched based on mechanical scratching and metal catalytic is micro-/micro-nano structure preparation method
CN107665820A (en) * 2016-07-28 2018-02-06 株式会社东芝 The manufacture method of engraving method, the manufacture method of semiconductor chip and article
CN108663387A (en) * 2018-05-16 2018-10-16 国家纳米科学中心 A kind of method that wet etching prepares nano particle TEM sample
CN109119513A (en) * 2018-07-31 2019-01-01 哈尔滨工业大学(深圳) A kind of silicon nanowires/silicon thin film heterojunction solar battery and preparation method thereof
CN109813696A (en) * 2016-01-05 2019-05-28 财团法人工业技术研究院 The method of Raman detection chip and separation detection analyte with thin-layer chromatography
CN109879242A (en) * 2019-03-13 2019-06-14 中山大学 A kind of stress auxiliary positioning nanoprocessing method and its nanostructure of preparation
CN110621356A (en) * 2017-03-21 2019-12-27 国际商业机器公司 Antimicrobial medical implant surfaces
CN113808911A (en) * 2020-06-17 2021-12-17 中国科学院苏州纳米技术与纳米仿生研究所 Large-area flexible transparent semiconductor film and preparation method and application thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070077429A1 (en) * 2004-02-20 2007-04-05 Mirkin Chad A Multicomponent nanorods
CN101010780A (en) * 2004-04-30 2007-08-01 纳米系统公司 Systems and methods for nanowire growth and harvesting
TW200948708A (en) * 2008-05-28 2009-12-01 Univ Nat Taiwan Method for implanting one-dimensional micro/nanostructure
TW201130731A (en) * 2010-03-02 2011-09-16 Univ Nat Taiwan silicon nanostructures and method for producing the same and application thereof
TW201216348A (en) * 2010-10-13 2012-04-16 Univ Nat Taiwan Method for forming silicon trench

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070077429A1 (en) * 2004-02-20 2007-04-05 Mirkin Chad A Multicomponent nanorods
CN101010780A (en) * 2004-04-30 2007-08-01 纳米系统公司 Systems and methods for nanowire growth and harvesting
TW200948708A (en) * 2008-05-28 2009-12-01 Univ Nat Taiwan Method for implanting one-dimensional micro/nanostructure
TW201130731A (en) * 2010-03-02 2011-09-16 Univ Nat Taiwan silicon nanostructures and method for producing the same and application thereof
TW201216348A (en) * 2010-10-13 2012-04-16 Univ Nat Taiwan Method for forming silicon trench

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103337449A (en) * 2013-04-28 2013-10-02 中国科学院合肥物质科学研究院 Method for transplanting silicon nanowire array and preparing simple device thereof
CN103337449B (en) * 2013-04-28 2016-01-06 中国科学院合肥物质科学研究院 Method prepared by the transplanting of silicon nanowire array and simple Devices thereof
CN103337455A (en) * 2013-06-13 2013-10-02 浙江大学 Preparation method of Si nanowire arrays
CN103681965A (en) * 2013-12-03 2014-03-26 常州大学 Preparation method of flexible substrate silicon nanowire heterojunction solar cell
CN103887367A (en) * 2014-03-06 2014-06-25 陕西师范大学 Preparation method of silicon micro-nano hole antireflection texture by utilizing silver nanoparticles to assist secondary etching
CN103887367B (en) * 2014-03-06 2016-08-17 陕西师范大学 A kind of preparation method of silver nano-grain auxiliary twice etching silicon micro-nano hole antireflective texture
CN104045054A (en) * 2014-05-14 2014-09-17 中国科学院合肥物质科学研究院 Method for preparing high-adhesion micro-nano array structure film through wet etching and reverse transfer printing
CN104835719A (en) * 2015-04-01 2015-08-12 浙江大学 Porous SiO2 nanowire array preparation method
CN106629579A (en) * 2015-11-03 2017-05-10 中国科学院苏州纳米技术与纳米仿生研究所 Preparation method of micro-electromechanical device
CN109813696A (en) * 2016-01-05 2019-05-28 财团法人工业技术研究院 The method of Raman detection chip and separation detection analyte with thin-layer chromatography
CN107665820A (en) * 2016-07-28 2018-02-06 株式会社东芝 The manufacture method of engraving method, the manufacture method of semiconductor chip and article
CN107665820B (en) * 2016-07-28 2021-02-19 株式会社东芝 Etching method, method for manufacturing semiconductor chip, and method for manufacturing article
CN110621356A (en) * 2017-03-21 2019-12-27 国际商业机器公司 Antimicrobial medical implant surfaces
CN110621356B (en) * 2017-03-21 2022-07-15 国际商业机器公司 Antimicrobial medical implant surfaces
CN107265398A (en) * 2017-06-15 2017-10-20 西南交通大学 The silicon that is etched based on mechanical scratching and metal catalytic is micro-/micro-nano structure preparation method
CN108663387A (en) * 2018-05-16 2018-10-16 国家纳米科学中心 A kind of method that wet etching prepares nano particle TEM sample
CN109119513A (en) * 2018-07-31 2019-01-01 哈尔滨工业大学(深圳) A kind of silicon nanowires/silicon thin film heterojunction solar battery and preparation method thereof
CN109879242A (en) * 2019-03-13 2019-06-14 中山大学 A kind of stress auxiliary positioning nanoprocessing method and its nanostructure of preparation
CN113808911A (en) * 2020-06-17 2021-12-17 中国科学院苏州纳米技术与纳米仿生研究所 Large-area flexible transparent semiconductor film and preparation method and application thereof

Similar Documents

Publication Publication Date Title
CN102701138A (en) Large-area layered etching and transferring method for metal-assisted silicon nanowire array
TWI381536B (en) Nano or micro-structured pn junction diode arrays thin-film solar cell
CN103956395B (en) Array structure matte and its preparation method and application
CN104143496B (en) A kind of preparation method of polycrystal silicon film based on layer transfer
CN105118887B (en) Graphene/zinc selenide nanobelt schottky junction blue light photoswitch that a kind of indium nanometer particle array is modified and preparation method thereof
CN105405965B (en) A kind of high sensitivity graphene magnetic field sensor and preparation method thereof
JP2008135740A5 (en)
CN103241733A (en) Pollution and drape-free transfer method suitable for large-area graphene
CN103145090A (en) Technology for manufacturing large-area thin monocrystalline silicon
CN102694075A (en) Method of preparing inclined silicon nanowire array in electric field
CN104576813B (en) A kind of nanostructured matte on photoelectric material surface and preparation method thereof
Es et al. Metal-assisted nano-textured solar cells with SiO2/Si3N4 passivation
CN102751232A (en) Method for preparing SiGe or Ge nanowire by using germanium concentration technology
TW201543698A (en) Method for producing thin-film solar cell, and thin-film solar cell
CN103280454B (en) Based on electrical-conductive nanometer electroded micro-nano single-crystal field effect transistor and preparation method
CN102602916A (en) Remote application method of large-area graphene film
Zou et al. Metal-catalyzed chemical etching using DIO3 as a hole injection agent for efficient submicron-textured multicrystalline silicon solar cells
CN104485386B (en) A kind of etching method of polysilicon solar cell
CN102856434A (en) Preparation method for square silicon nano-porous array
CN105870253A (en) Preparation method for WS<2>/Si heterojunction solar cell
CN103318881B (en) Preparation method and application method of 'dunk-get' type graphene
TW201039450A (en) Solar cell with backside passivation
Dayeh et al. Integration of vertical InAs nanowire arrays on insulator-on-silicon for electrical isolation
CN104835882B (en) Inverted high-efficiency flexible gallium arsenide solar cell and preparation method thereof
JP2013177264A (en) METHOD FOR FORMING THIN FILM LAYER BY Si FINE PARTICLE, SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, AND SOLAR CELL AND METHOD OF MANUFACTURING SOLAR CELL

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20121003