CN102543940A - Wafer-level packaging optimized structure - Google Patents
Wafer-level packaging optimized structure Download PDFInfo
- Publication number
- CN102543940A CN102543940A CN2012100141867A CN201210014186A CN102543940A CN 102543940 A CN102543940 A CN 102543940A CN 2012100141867 A CN2012100141867 A CN 2012100141867A CN 201210014186 A CN201210014186 A CN 201210014186A CN 102543940 A CN102543940 A CN 102543940A
- Authority
- CN
- China
- Prior art keywords
- bonding metal
- chip
- metal coupling
- pad
- level packaging
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
Landscapes
- Wire Bonding (AREA)
Abstract
A wafer-level packaging optimized structure comprises a chip, a bonding metal bump, protecting adhesive and a welding bump, wherein a welding pad and a passivation layer are arranged on the chip; the bonding metal bump is arranged on the welding pad; the bonding metal bump is higher than the surface of the passivation layer; the protecting adhesive is coated on the surface of the chip where the welding pad is arranged and the surface of the bonding metal bump is exposed; and the exposed surface of the bonding metal bump is in the same level with the surface of the protecting adhesive; and the welding bump is arranged on the exposed surface of the bonding metal bump. The wafer-level packaging structure has the advantages of good electrothermal performance and strong reliability.
Description
Technical field
The present invention relates to the semiconductor packages field, relate in particular to disc grade chip size encapsulation (Wafer Level chip Scale Package, encapsulating structure WLCSP).
Background technology
In recent years, because the microcircuit of chip is made towards the high integration development, therefore, its Chip Packaging also needs to develop to high power, high density, direction frivolous and microminiaturization.Chip Packaging is exactly after chip manufacturing is accomplished, with materials such as plastic cement or Tao Ci, chip to be wrapped in wherein, to reach the protection chip, makes chip not damaged by extraneous steam and mechanicalness.The main function of Chip Packaging has electric energy to transmit (Power Distribution) respectively, signal transmits (Signal Distribution), heat abstraction (Heat Dissipation) and protection support (Protection and Support).
Because the requirement of electronic product now is compact and high integration, therefore can makes and the production of integrated circuits miniaturization cause the logic that comprises in the chip to increase; And further make chip I/O (input/output) pin number increase; And be to cooperate these demands, produced many different packaged types, for example; BGA Package (Ball grid array; BGA), chip size packages (Chip Scale Package, CSP), multi-chip module encapsulation (Multi Chip Module package, MCM package), flip-over type encapsulation (Flip Chip Package), coil type encapsulation (Tape Carrier Package; TCP) and wafer level packaging (Wafer Level Package, WLP) etc.
No matter with the method for packing of which kind of form, most method for packing all is disk to be separated into independently accomplish the program that encapsulates again behind the chip.And wafer level packaging is a trend in the method for packaging semiconductor; Wafer level packaging is an encapsulated object with the full wafer disk; Thereby packaging and testing all need do not cutting the preceding completion of disk as yet; Be the encapsulation technology that a kind of height is integrated, so can save making such as filler, assembling, glutinous crystalline substance and routing, therefore can reduce cost of labor in a large number and shorten manufacturing time.
The existing technology that forms the disc grade chip size encapsulation is shown in Fig. 1 to 5.At first please, on disk 10, has at least one chip 100 with reference to Figure 1A.
Shown in Figure 1B, on chip 100, dispose metal bed course 104 and passivation layer 102 in order to protect chip 100 surfaces and metal bed course 104 is exposed; On passivation layer 102 and metal bed course 104, form the first metal layer 106 through sputter or evaporation process; The effect of the first metal layer 106 is protection metal bed courses 104 in follow-up reflux technique, and the first metal layer 106 can be constituting of a kind of among Al, Ni, Cu, Ti, Cr, Au, the Pd or they.
Then please with reference to Fig. 1 C; On the first metal layer 106, form photoresist layer 107; Define metal bed course 104 shapes through existing photoetching technique, make public then, developing process, in photoresist layer 107, form the first metal layer 106 on the metal bed course 104 that opening exposes lower floor; With photoresist layer 107 is mask, and shape second metal level 108 on the first metal layer 106 in opening, the material of said second metal level 108 are that Cu, Ni or its constitute, and the method for said formation second metal level 108 is galvanoplastic.
With reference to figure 1D, wet method is removed photoresist layer 107; Etching the first metal layer 106 is to exposing passivation layer 102, makes the first metal layer 106a and second metal level 108 after the etching constitute ubm layer 108a; On second metal level 108, form scaling powder 109 with the steel mesh print process.
Shown in Fig. 1 E, on scaling powder 109, place prefabricated solder ball, insulation refluxes in reflow ovens then, forms salient point 110.
Carry out the singulation cutting step at last, with each chip 100 singulation on the disk 10.
, application number also announced more heterogeneous pass information in being 200510015208.1 one Chinese patent application.
Prior art forms in the disc grade chip size encapsulation process; Ubm layer (the Under Bump Metallurgy that the multiple layer metal film constitutes; Be called for short " UBM ") need experience resist coating, development definition opening, splash-proofing sputtering metal layer, remove technologies such as glue, etching electroplated lead; Consume wide variety of materials, equipment, processing procedure and maintenance cost, the difficult control of complex process.For satisfying the demand of ultra-thin encapsulating structure; The mode of often taking to form earlier UBM and solder bump, back attenuate disk thickness improves the mechanical strength of disk in technology, and the stress when avoiding attenuate of the reduction process protection that then needs special pad pasting then is excessive to cause breaking of disk.
In addition, easily infiltration and produce intermetallic compound and cause the embrittlement of structure between solder bump and the UBM, and then have influence on reliability of products.
Summary of the invention
The problem that the present invention solves provides a kind of wafer level packaging and optimizes structure, and prevents that chip electrical property and reliability from reducing.
For addressing the above problem, the present invention provides a kind of wafer level packaging to optimize structure, and comprises chip, bonding metal coupling, protection glue and solder bump; Said chip is provided with pad and passivation layer; Said pad is provided with the bonding metal coupling, and said bonding metal coupling is higher than said passivation layer surface; Said protection glue is overlying on the chip surface at pad place and makes the surface exposure of bonding metal coupling, and exposed bonding metal lug surface is in same level with the surface of protection glue; The exposed surface of said bonding metal coupling is provided with solder bump.
Alternatively, the bonding metal coupling on the single pad is a plurality of stacks on or the vertical direction.
Alternatively, the material of said bonding metal coupling is gold or copper or aluminium.
Alternatively, the material of said protection glue is an epoxy resin.
Alternatively, the material of said solder bump is pure tin or ashbury metal.
Compared with prior art, during the wafer level packaging that the present invention forms was optimized structure, the bonding metal coupling had better electric heating property than the multi-layer metal structure of UBM, the structure single stable, with solder bump combine better.In addition, also have short, the easy management and control of flow process, low cost, high performance advantage in the implementation procedure of this encapsulating structure, be in particular in:
Need not to use photoetching development technology, and then avoided gluing, the definition opening that develops, remove material, equipment and maintenance cost that step such as glue is brought; Simultaneously, change different external members such as mask plate, tool in view of needing in the photoetching process link to Different products, this programme technology highly versatile, flow process is short and simply, more be prone to management and control to promote the quality of product.
Need not to use sputtering technology to form UBM, and then also need not to fall unnecessary electroplated lead at removal photoresist after etching.
For satisfying the growth requirement of compactization of product, this technology can be accomplished follow-up technology to the disk attenuate earlier again as conventional package technology, simple, the easy management and control of flow process.
Description of drawings
Figure 1A to Fig. 1 E is the process sketch map of existing wafer-level encapsulation method;
Fig. 2 is the structural representation that wafer level packaging is optimized structure in the one embodiment of the invention;
Fig. 3 is the structural representation that wafer level packaging is optimized structure in another embodiment of the present invention;
Fig. 4 is that the present invention forms the embodiment flow chart that wafer level packaging is optimized structure;
Fig. 5 A to Fig. 5 D is the process schematic representation that the present invention forms the embodiment that wafer level packaging optimizes structure.
Embodiment
Do detailed explanation below in conjunction with the accompanying drawing specific embodiments of the invention.
Fig. 2 is the structural representation that wafer level packaging is optimized structure in the one embodiment of the invention, comprises chip 300, bonding metal coupling 303, protection glue 304 and solder bump 305 in the said encapsulating structure; Said chip 300 is provided with pad 301 and passivation layer 302; Said pad 302 is provided with bonding metal coupling 303, and said bonding metal coupling 303 is higher than said passivation layer 302 surfaces; Said protection glue 304 is overlying on chip 300 surfaces at pad 301 places and makes the surface exposure of bonding metal coupling 303, and exposed bonding metal coupling 303 surfaces are in same level with the surface of protection glue 304; The exposed surface of said bonding metal coupling 303 is provided with solder bump 305.
Fig. 3 is the structural representation that wafer level packaging is optimized structure in another embodiment of the present invention, comprises chip 300, bonding metal coupling 303, protection glue 304 and solder bump 305 in the said encapsulating structure; Said chip 300 is provided with pad 301 and passivation layer 302; Said pad 302 is provided with two bonding metal couplings 303 that pile up in vertical direction, and the height behind said bonding metal coupling 303 vertical stacks is higher than said passivation layer 302 surfaces; Said protection glue 304 is overlying on chip 300 surfaces at pad 301 places and makes pad 301 attend the surface exposure of the bonding metal coupling 303 of the superiors, and exposed bonding metal coupling 303 surfaces are in same level with the surface of protection glue 304; The exposed surface of said bonding metal coupling 303 is provided with solder bump 305.
Can draw by Fig. 2, Fig. 3; The difference of two embodiment is the number of bonding metal coupling 303 on pad 302 vertical direction; Pad 302 is provided with a key and metal coupling 303 among the embodiment of Fig. 2 correspondence; Pad 302 is provided with the bonding metal coupling 303 of two vertical stacks among the embodiment of Fig. 3 correspondence; But the present invention is defined in this, can on the vertical direction of pad 302, pile up a plurality of bonding metal couplings 303 according to the product design needs, protection glue 304 along with the stack thickness of bonding metal coupling 303 rises high to bonding metal coupling 303 flush of the top.
The material of said bonding metal coupling 303 is gold or copper or aluminium, and bonding metal coupling 303 can well be connected bonding with pad 302, and will electrically transfer to and carry out function number on the solder bump 305 on top and go out.The material of said solder bump 305 is pure tin or ashbury metal.The material of said protection glue 304 is an epoxy resin, can discharge in the encapsulating structure between various materials because of thermal dilation difference cause stress-retained, and then promoted the reliability of whole encapsulating structure; In addition, 303 of each bonding metal couplings are filled by protection glue 304, can also avoid that the drippage because of scolder causes the short circuit between lead-out terminal in solder bump 305 forming processes.
For further specifying the advantage of encapsulating structure of the present invention, encapsulating structure of the present invention is done further to introduce below in conjunction with a concrete method for packing embodiment.
Fig. 4 is the embodiment flow chart that wafer level packaging of the present invention is optimized structure, and comprises step:
S101 forms the bonding metal coupling on bonding pads, said bonding metal coupling is higher than passivation layer surface;
S102 forms protection glue on chip, said protection glue covers passivation layer and bonding metal coupling;
S103 grinds the protection glue-line, makes the surface exposure of bonding metal coupling;
S104 forms solder bump and backflow on exposed bonding metal lug surface;
At first execution in step S101 forms the bonding metal coupling on bonding pads, and said bonding metal coupling is higher than passivation layer surface, forms the structure shown in Fig. 5 A.
In this step, chip 300 is the unit of arranged on the disk, and is more frivolous for the product structure that makes final formation, implementing can to carry out attenuate in advance to disk before this step; Chip 300 is provided with pad 301 and passivation layer 302, and pad 301 is function lead-out terminals of chip 300, and finally realizes the conduction transition of electrical functionality through the solder bump 305 of follow-up formation; The material of passivation layer 302 comprises dielectric material or their mixtures such as silica, silicon nitride, silicon oxynitride, polyimides, benzene three polybutene, is used for protecting the circuit of chip 300.
Need to prove that said bonding pads and passivation layer can be the initial pad and the initial passivation of chip, also can be transition pad, the passivation layer that forms according to circuit layout-design needs; The mode that forms transition pad, passivation layer mainly is to adopt the Wiring technique technology again, connects up through one or more layers again initial pad, passivation layer are reprinted on transition pad, the passivation layer.The said technology of Wiring technique again has been well known to those skilled in the art for existing maturation process, repeats no more at this.
In the present embodiment, adopt bonding technology on pad 301, to form bonding metal coupling 303.Bonding techniques is mainly used in the semiconductor packages of lead frame class; Connect the pad 301 of chip 300 and the pin two ends of lead frame realize that electricity is interconnected with metal wire, concrete action generally is that the line end with metal wire sinters metal ball into and metal ball is pressed on the pad 301---the arcing line extends to the pin top---and presses down the cut-out metal wire.Present embodiment is incorporated into traditional bonding techniques in the wafer level packaging technology, and difference is spherical wire ends is pressed on the pad 301 promptly cuts off metal wire after forming bonding metal coupling 303.Corresponding to the material of metal wire, the material of bonding metal coupling 303 can be copper, gold, aluminium or alloy.
Other-embodiment in; For satisfying the Different products application requirements; Can on the vertical direction of pad 301, pile up and form a plurality of bonding metal couplings 303, particularly promptly in above-mentioned bonding technology vertical direction repeat bonding to realize the stack of a plurality of bonding metal couplings 303.
Implementation step S102 forms protection glue on chip then, and said protection glue covers passivation layer and bonding metal coupling, forms the structure shown in Fig. 5 B.
In this step, the method that forms protection glue 304 can be modes such as printing, spin coating, and the concrete steps of these methods have been well known to those skilled in the art, repeat no more at this.After forming protection glue 304, can solidify 304 layers in protection glue through the mode of baking.
In the present embodiment, protection glue 304 covers passivation layer 302 and bonding metal coupling 303, has both protected chip 300 surfaces, the firm again physical structure of bonding metal coupling 303; Simultaneously, the material of protection glue 304 is an epoxy resin, can discharge in the encapsulating structure between various materials because of thermal dilation difference cause stress-retained, and then promoted the reliability of whole encapsulating structure; In addition, 303 of each bonding metal couplings are filled by protection glue 304, can also avoid that the drippage because of scolder causes the short circuit between lead-out terminal in follow-up solder bump 305 forming processes.
Implementation step S103 grinds the protection glue-line then, makes the surface exposure of bonding metal coupling, forms the structure shown in Fig. 5 C.
In this step, in order to make bonding metal coupling 303 surface exposures, grind protection glue 304 with electrical transfer function, be interconnected the preparing of 305 of follow-up realization bonding metal coupling 303 and solder bumps; Can also polish when in addition, grinding protection glue 304 surface of key and metal coupling 303 makes the surface of bonding metal coupling 303 more smooth.
In the present embodiment, be beneficial to the solder bond of 305 of follow-up and solder bumps, after grinding 304 layers in protection glue, exposed bonding metal coupling 303 surfaces carried out microetch is handled or plasma cleans in order to make bonding metal coupling 303 surface cleanings.
At last, implementation step S104 forms solder bump and refluxes the structure of formation shown in Fig. 5 D on exposed bonding metal lug surface.
In this step; The method that on the bonding metal coupling 303 of surface exposure, forms solder bump 305 can be printing soldering paste or will the direct implantation of prefabricated solder ball etc. mode; Form final solder bump 305 through the humidifying reflux technique again; The concrete steps of these methods are known by those skilled in the art of the present technique, repeat no more at this.
So far promptly realized connecting again the electrical transmission of solder bump 305, and the chip unit on the disk is separated the most at last becomes final encapsulating products by pad 301 connecting key metal projections 303.
Though the present invention discloses as above with preferred embodiment, the present invention is defined in this.Any those skilled in the art are not breaking away from the spirit and scope of the present invention, all can do various changes and modification, so protection scope of the present invention should be as the criterion with claim institute restricted portion.
Claims (5)
1. a wafer level packaging is optimized structure, and it is characterized in that, comprises chip, bonding metal coupling, protection glue and solder bump; Said chip is provided with pad and passivation layer; Said pad is provided with the bonding metal coupling, and said bonding metal coupling is higher than said passivation layer surface; Said protection glue is overlying on the chip surface at pad place and makes the surface exposure of bonding metal coupling, and exposed bonding metal lug surface is in same level with the surface of protection glue; The exposed surface of said bonding metal coupling is provided with solder bump.
2. a kind of wafer level packaging according to claim 1 is optimized structure, and it is characterized in that, the bonding metal coupling on the single pad is a plurality of stacks on or the vertical direction.
3. a kind of wafer level packaging according to claim 1 and 2 is optimized structure, and it is characterized in that, the material of said bonding metal coupling is gold or copper or aluminium.
4. a kind of wafer level packaging according to claim 1 is optimized structure, and it is characterized in that, the material of said protection glue is an epoxy resin.
5. a kind of wafer level packaging according to claim 1 is optimized structure, and it is characterized in that, the material of said solder bump is pure tin or ashbury metal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012100141867A CN102543940A (en) | 2012-01-17 | 2012-01-17 | Wafer-level packaging optimized structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012100141867A CN102543940A (en) | 2012-01-17 | 2012-01-17 | Wafer-level packaging optimized structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102543940A true CN102543940A (en) | 2012-07-04 |
Family
ID=46350456
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2012100141867A Pending CN102543940A (en) | 2012-01-17 | 2012-01-17 | Wafer-level packaging optimized structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102543940A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104064545A (en) * | 2014-02-24 | 2014-09-24 | 南通富士通微电子股份有限公司 | Semiconductor packaging structure |
| CN107564878A (en) * | 2017-08-15 | 2018-01-09 | 华天科技（昆山）电子有限公司 | The enhanced encapsulating structure of salient point |
| WO2020010721A1 (en) * | 2018-07-09 | 2020-01-16 | 江苏纳沛斯半导体有限公司 | Semiconductor wafer bump facilitating resistance testing |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006049427A (en) * | 2004-08-02 | 2006-02-16 | Nec Electronics Corp | Method for manufacturing semiconductor device |
| CN101582386A (en) * | 2008-05-14 | 2009-11-18 | 俞宛伶 | Method for forming metallic bump on semiconductor component and sealing semiconductor component |
| CN201859886U (en) * | 2010-05-13 | 2011-06-08 | 无锡尚德太阳能电力有限公司 | Solar battery, screen and solar battery component thereof |
| CN102496606A (en) * | 2011-12-19 | 2012-06-13 | 南通富士通微电子股份有限公司 | High-reliability wafer level cylindrical bump packaging structure |
| CN202394955U (en) * | 2012-01-17 | 2012-08-22 | 南通富士通微电子股份有限公司 | Wafer level package optimization structure |
-
2012
- 2012-01-17 CN CN2012100141867A patent/CN102543940A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006049427A (en) * | 2004-08-02 | 2006-02-16 | Nec Electronics Corp | Method for manufacturing semiconductor device |
| CN101582386A (en) * | 2008-05-14 | 2009-11-18 | 俞宛伶 | Method for forming metallic bump on semiconductor component and sealing semiconductor component |
| CN201859886U (en) * | 2010-05-13 | 2011-06-08 | 无锡尚德太阳能电力有限公司 | Solar battery, screen and solar battery component thereof |
| CN102496606A (en) * | 2011-12-19 | 2012-06-13 | 南通富士通微电子股份有限公司 | High-reliability wafer level cylindrical bump packaging structure |
| CN202394955U (en) * | 2012-01-17 | 2012-08-22 | 南通富士通微电子股份有限公司 | Wafer level package optimization structure |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104064545A (en) * | 2014-02-24 | 2014-09-24 | 南通富士通微电子股份有限公司 | Semiconductor packaging structure |
| CN107564878A (en) * | 2017-08-15 | 2018-01-09 | 华天科技（昆山）电子有限公司 | The enhanced encapsulating structure of salient point |
| CN107564878B (en) * | 2017-08-15 | 2020-01-14 | 华天科技（昆山）电子有限公司 | Salient point enhanced packaging structure |
| WO2020010721A1 (en) * | 2018-07-09 | 2020-01-16 | 江苏纳沛斯半导体有限公司 | Semiconductor wafer bump facilitating resistance testing |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102543781A (en) | Optimizing process of wafer-level packaging | |
| CN110299351B (en) | Semiconductor package and method of forming the same | |
| CN107768351A (en) | Semiconductor package part with heat engine electrical chip and forming method thereof | |
| TWI662632B (en) | Semiconductor device and method of forming supporting layer over semiconductor die in thin fan-out wafer level chip scale package | |
| TWI606523B (en) | Semiconductor device and method for forming a low profile embedded wafer level ball grid array molded laser package (ewlb-mlp) | |
| CN102163561B (en) | Semiconducter device and use same vehicle form the method for TMV and TSV in WLCSP | |
| TWI581345B (en) | Semiconductor device and method of forming bond-on-lead interconnection for mounting semiconductor die in fo-wlcsp | |
| TW201125051A (en) | Semiconductor device and method of forming compliant stress relief buffer around large array WLCSP | |
| TW201125073A (en) | Semiconductor package and method of mounting semiconductor die to opposite sides of TSV substrate | |
| CN102496606B (en) | High-reliability wafer level cylindrical bump packaging structure | |
| CN103219309A (en) | Multi-chip fan out package and methods of forming the same | |
| TW201110253A (en) | Semiconductor device and method of dual-molding die formed on opposite sides of build-up interconnect structure | |
| CN102437066A (en) | High-reliability wafer-level columnar bump packaging method | |
| CN102496580B (en) | A kind of formation method of solder bump | |
| TW201216421A (en) | Semiconductor device and method of forming adhesive material over semiconductor die and carrier to reduce die shifting during encapsulation | |
| CN102496604A (en) | High-reliability chip-scale packaging structure | |
| CN102437065A (en) | High-reliability chip scale packaging method | |
| CN102543766A (en) | Columnar bump packaging process | |
| WO2014120484A1 (en) | Top package of a package-on-package for memory dies | |
| CN102446780A (en) | Wafer-level packaging method | |
| TW201203400A (en) | Semiconductor device and method of forming perforated opening in bottom substrate of flipchip pop assembly to reduce bleeding of underfill material | |
| CN202502990U (en) | Highly reliable chip-level package structure | |
| CN102496585A (en) | Novel wafer level packaging method | |
| CN102543898A (en) | Cylindrical bump packaging structure | |
| CN202394955U (en) | Wafer level package optimization structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20120704 |