CN102437065A - High-reliability chip scale packaging method - Google Patents
High-reliability chip scale packaging method Download PDFInfo
- Publication number
- CN102437065A CN102437065A CN2011104284969A CN201110428496A CN102437065A CN 102437065 A CN102437065 A CN 102437065A CN 2011104284969 A CN2011104284969 A CN 2011104284969A CN 201110428496 A CN201110428496 A CN 201110428496A CN 102437065 A CN102437065 A CN 102437065A
- Authority
- CN
- China
- Prior art keywords
- layer
- metal
- chip
- scale packaging
- highly reliable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The invention discloses a high-reliability chip scale packaging method. The method comprises the following steps: forming a heat-resisting metal layer and a metal wetting layer sequentially on a welding pad and a passivation layer on a chip; forming a photoresist on the metal wetting layer, wherein the photoresist is provided with the metal wetting layer with an opening exposed above the welding pad of the chip; forming a blocking layer and a welding flux protection layer sequentially on the metal wetting layer in the opening; removing the photoresist; etching the heat-resisting metal layer and the metal wetting layer which are positioned on the passivation layer until the passivation layer is uncovered; forming a protection adhesive layer on the chip, wherein the welding flux protection layer is covered by a protection adhesive; exposing the protection adhesive above a connection layer so as to form an opening, and uncovering the upper surface of the welding flux protection layer; and forming a welding flux bump on the welding flux protection layer and reflowing. According to the invention, the electric property and reliability of products are improved.
Description
Technical field
The present invention relates to the semiconductor packages field, relate in particular to solder bump lower metal layer, crystal wafer chip dimension encapsulation (Wafer Level chip Scale Package, formation method WLCSP).
Background technology
In recent years, because the microcircuit of chip is made towards the high integration development, therefore, its Chip Packaging also needs to develop to high power, high density, direction frivolous and microminiaturization.Chip Packaging is exactly after chip manufacturing is accomplished, with materials such as plastic cement or Tao Ci, chip to be wrapped in wherein, to reach the protection chip, makes chip not damaged by extraneous steam and mechanicalness.The main function of Chip Packaging has electric energy to transmit (Power Distribution) respectively, signal transmits (Signal Distribution), heat abstraction (Heat Dissipation) and protection support (Protection and Support).
Because the requirement of electronic product now is compact and high integration, therefore can makes and the production of integrated circuits miniaturization cause the logic that comprises in the chip to increase; And further make chip I/O (input/output) pin number increase; And be to cooperate these demands, produced many different packaged types, for example; BGA Package (Ball grid array; BGA), chip size packages (Chip Scale Package, CSP), multi-chip module encapsulation (Multi Chip Module package, MCM package), flip-over type encapsulation (Flip Chip Package), coil type encapsulation (Tape Carrier Package; TCP) and wafer-level packaging (Wafer Level Package, WLP) etc.
No matter with the method for packing of which kind of form, most method for packing all is wafer separate to be become independently accomplish the program that encapsulates again behind the chip.And wafer-level packaging is a trend in the method for packaging semiconductor; Wafer-level packaging is an encapsulated object with the full wafer wafer; Thereby packaging and testing all need in the not preceding completion of cutting crystal wafer as yet; Be the encapsulation technology that a kind of height is integrated, so can save making such as filler, assembling, glutinous crystalline substance and routing, therefore can reduce cost of labor in a large number and shorten manufacturing time.
The existing technology that forms the disc grade chip size encapsulation is shown in Fig. 1 to 5.At first please, on disk 10, has at least one chip 100 with reference to Figure 1A.
Shown in Figure 1B, on chip 100, dispose metal bed course 104 and passivation layer 102 in order to protect chip 100 surfaces and metal bed course 104 is exposed; On passivation layer 102 and metal bed course 104, form the first metal layer 106 through sputter or evaporation process; The effect of the first metal layer 106 is protection metal bed courses 104 in follow-up reflux technique, and the first metal layer 106 can be constituting of a kind of among Al, Ni, Cu, Ti, Cr, Au, the Pd or they.
Then please with reference to Fig. 1 C; On the first metal layer 106, form photoresist layer 107; Define metal bed course 104 shapes through existing photoetching technique, make public then, developing process, in photoresist layer 107, form the first metal layer 106 on the metal bed course 104 that opening exposes lower floor; With photoresist layer 107 is mask, and shape second metal level 108 on the first metal layer 106 in opening, the material of said second metal level 108 are that Cu, Ni or its constitute, and the method for said formation second metal level 108 is galvanoplastic.
With reference to figure 1D, wet method is removed photoresist layer 107; Etching the first metal layer 106 is to exposing passivation layer 102, makes the first metal layer 106a and second metal level 108 after the etching constitute ubm layer 108a; On second metal level 108, form scaling powder 109 with the steel mesh print process.
Shown in Fig. 1 E, on scaling powder 109, place prefabricated solder ball, insulation refluxes in reflow ovens then, forms salient point 110.
Carry out the singulation cutting step at last, with each chip 100 singulation on the disk 10.
, application number also announced more heterogeneous pass information in being 200510015208.1 one Chinese patent application.
Prior art forms in the disc grade chip size encapsulation process, because the solder bump material directly contacts with metal infiltrating layer, the copper-base of metal infiltrating layer is prone to be diffused in the tin of solder bump and forms signal bronze, influences welding quality.Simultaneously, before forming scolder on the metal infiltrating layer, the exposed easy oxidation of soakage layer and the solder bump performance of follow-up formation and reliability are reduced.On the other hand, in the forming process of solder bump, easy drippage and influence reliability of products between scolder especially for the intensive product of metal gasket, problem of short-circuit between solder bump occurs more easily.
Summary of the invention
The problem that the present invention solves provides a kind of highly reliable chip-scale packaging method, prevents that chip electrical property and reliability from reducing.
For addressing the above problem, the present invention provides a kind of highly reliable chip-scale packaging method, comprising: on bonding pads and passivation layer, form heat resistant metal layer and metal infiltrating layer successively; On metal infiltrating layer, form photoresist, said photoresist is provided with the metal infiltrating layer that opening exposes the chip bonding pad top; Form barrier layer and scolder protective layer on the metal infiltrating layer in above-mentioned opening successively; Remove photoresist; Heat resistant metal layer on the etch passivation layer and metal infiltrating layer to passivation layer is exposed; On chip, form the protection glue-line, said protection glue covers the scolder protective layer; The protection glue of exposure articulamentum top forms opening, exposes the upper surface of scolder protective layer; On the scolder protective layer, form solder bump and backflow.
Alternatively, the material of said heat resistant metal layer is titanium, chromium, tantalum or their combination.
Alternatively, the material of said metal infiltrating layer is copper, aluminium, nickel or their combination.
Alternatively, the material on said barrier layer is a nickel.
Alternatively, the thickness on said nickel barrier layer is 1.5～3 μ m.
Alternatively, said scolder protective layer is pure tin or ashbury metal.
Alternatively, the thickness of said scolder protective layer is 1～2 μ m.
Alternatively, the material of said solder cream is consistent with the material of scolder protective layer.
Alternatively, the material of said protection glue is a kind of epoxy resin of light sensitivity.
Compared with prior art; In the multiple layer metal layer under the solder bump that the present invention forms; Can avoid self disappearing because of diffusion effect on the one hand in the suitable barrier layer (Ni) of thickness, and then the hole that stops between scolder and the metal infiltrating layer formation because of intermetallic compound to produce effectively; Be unlikely to simultaneously to cause resistivity to rise again and influence the electric heating property of product because of the nickel barrier layer is blocked up.
Simultaneously, the scolder protective layer in the solder bump lower metal layer not only can protect the barrier layer not oxidized; Also improved the adhesive force of barrier layer and solder bump; And in reflux course, the scolder protective layer has good humidifying effect, has improved the formation quality of solder bump.
In addition; Protection glue will be enclosed by the ubm layer that heat resistant metal layer, metal infiltrating layer, barrier layer and scolder protective layer constitute to be erected; Not only strengthened the physical structure of ubm layer, main is avoids the drippage of scolder in the follow-up formation solder bump process and causes the short circuit between lead-out terminal.
Description of drawings
Figure 1A to Fig. 1 E is the process sketch map of existing wafer-level encapsulation method;
Fig. 2 is the embodiment flow chart that the present invention forms highly reliable chip-scale packaging method;
Fig. 3 A to Fig. 3 H is the process schematic representation that the present invention forms the embodiment of highly reliable wafer-level package.
Embodiment
Do detailed explanation below in conjunction with the accompanying drawing specific embodiments of the invention.
Fig. 2 is the embodiment flow chart that the present invention forms solder bump, comprises step:
S101 forms heat resistant metal layer and metal infiltrating layer successively on bonding pads and passivation layer;
S102 forms photoresist on metal infiltrating layer, said photoresist is provided with the metal infiltrating layer that opening exposes the chip bonding pad top;
S103 forms barrier layer and scolder protective layer successively on the metal infiltrating layer in above-mentioned opening;
S104 removes photoresist;
S105, heat resistant metal layer on the etch passivation layer and metal infiltrating layer to passivation layer is exposed;
S106 forms the protection glue-line on chip, said protection glue covers the scolder protective layer;
S107, the protection glue of exposure articulamentum top forms opening, exposes the upper surface of scolder protective layer;
S108 forms solder bump and backflow on the scolder protective layer.
At first execution in step S101 forms heat resistant metal layer and metal infiltrating layer successively on bonding pads and passivation layer, forms the structure shown in Fig. 3 A.
In this step, chip 300 is provided with pad 301 and passivation layer 302, and pad 301 is function lead-out terminals of chip 300, and finally realizes the conduction transition of electrical functionality through the solder bump 309 of follow-up formation; The material of passivation layer 302 comprises dielectric material or their mixtures such as silica, silicon nitride, silicon oxynitride, polyimides, benzene three polybutene, is used for protecting the circuit of chip 300.
Need to prove that said bonding pads and passivation layer can be the initial pad and the initial passivation of chip, also can be transition pad, the passivation layer that forms according to circuit layout-design needs; The mode that forms transition pad, passivation layer mainly is to adopt the Wiring technique technology again, connects up through one or more layers again initial pad, passivation layer are reprinted on transition pad, the passivation layer.The said technology of Wiring technique again has been well known to those skilled in the art for existing maturation process, repeats no more at this.
In the present embodiment, the material of said heat resistant metal layer 303 can be constituting of titanium Ti, chromium Cr, tantalum Ta or they, and the present invention is preferably Ti.The material of said metal infiltrating layer 304 can be constituting of a kind of in copper Cu, aluminium Al, the nickel or they, and wherein more excellent metal infiltrating layer 304 is Cu.Heat resistant metal layer 303 constitutes the Seed Layer of final structure with metal infiltrating layer 304.The method of said heat resistant metal layer 303 and metal infiltrating layer 304 can adopt the method for existing evaporation or sputter or physical vapour deposition (PVD) equally, and wherein more excellent method is sputter.Certainly; Common practise according to those skilled in the art; The method that forms is not limited only to sputtering method, and other methods that are suitable for all can be applicable to the present invention, and the thickness of heat resistant metal layer 303 that forms and metal infiltrating layer 304 also is to decide according to the process requirements of reality.
Implementation step S102 forms photoresist on metal infiltrating layer then, and said photoresist is provided with the metal infiltrating layer that opening exposes the chip bonding pad top, forms the structure shown in Fig. 3 B.
In the present embodiment, the method that forms photoresist 305 can be a rotary coating, and the concrete steps of these methods are well known to those skilled in the art, repeat no more at this.After forming photoresist 305, specifically can define the shape of pad 301, make to form opening in the photoresist 305 to expose the metal infiltrating layer 304 on the pad 301 through existing photoetching development technology.
Implementation step S103 forms barrier layer and scolder protective layer successively on the metal infiltrating layer in above-mentioned opening then, forms the structure shown in Fig. 3 C.
In this step; With remaining photoresist 305 on the chip 300 is mask; In the opening of the photoresist 305 that in last step, formed, metal infiltrating layer 304 above, form barrier layer 306, scolder protective layer 307 successively, concrete technology can be through with the mode of electroplating.Certainly, according to those skilled in the art's common practise, the method for formation is not limited only to electroplate, and other methods that are suitable for all can be applicable to the present invention.The material on said barrier layer 306 is a nickel, and the material of said scolder protective layer 307 is consistent with follow-up formation solder bump 309, is pure tin or ashbury metal, like sn-ag alloy, gun-metal, SAC alloy etc.
In the present embodiment, the thickness of barrier layer 306 nickel is 1.5 μ m～3 μ m, and concrete thickness is 1.5 μ m, 2 μ m, 2.5 μ m or 3 μ m etc.Acting as in diffuse to the metal infiltrating layer 304 that prevents follow-up formation solder bump of barrier layer 306; When Ni layer thickness during less than 1.5 μ m; Ni finally can disappear because of the diffusion effect between adjacent metal, and then can't stop effectively that follow-up solder bump is diffused in the metal infiltrating layer 304; When Ni layer thickness during, can cause the resistivity rising because of the electric heating property of Ni metal itself is relatively poor, and then influence the electric heating property of final products greater than 3 μ m.
In the present embodiment, the thickness of scolder protective layer 307 is 1 μ m～2 μ m, and concrete thickness is 1 μ m, 1.5 μ m or 2 μ m etc. for example.The effect of scolder protective layer 307 is to make the barrier layer 306 of its below not oxidized, has improved the electrical property and the reliability on barrier layer 306, and simultaneously, scolder protective layer 307 also has good humidifying effect, can effectively improve the formation quality of solder bump 309.
Implementation step S104 removes photoresist then, forms the structure shown in Fig. 3 D.
After accomplishing above-mentioned operation, photoresist 305 can have been removed, and can use wet method or the mode peeled off is removed, and the concrete steps of these methods are well known to those skilled in the art, repeat no more at this.
Follow implementation step S105, heat resistant metal layer on the etch passivation layer and metal infiltrating layer to passivation layer is exposed, forms the structure shown in Fig. 3 E.
In this step, specifically can be through spraying acid solution or wafer the method in the acid solution of being soaked in being removed the metal infiltrating layer 304 and heat resistant metal layer 303 on chip 300 surfaces beyond the scolder protective layer 307.
So far; That is to say; On pad 301, form the multiple layer metal layer; Comprise successively up that from the bottom heat resistant metal layer 303, metal infiltrating layer 304, barrier layer 306, scolder protective layer 307, these multiple layer metal layers have promptly constituted the ubm layer of being used to claim in the present technique field (Under Bump Metallurgy is called for short UBM).
Implementation step S106 forms the protection glue-line on chip then, and said protection glue covers the scolder protective layer, forms the structure shown in Fig. 3 F.
In this step, the method that forms protection glue 308 can be modes such as printing, spin coating, and the concrete steps of these methods have been well known to those skilled in the art, repeat no more at this.
Need to prove; Because the protection glue 308 of scolder protective layer 307 tops will be removed in subsequent technique; The remaining protection glue 308 that has opening will be taken as mask plate and use; In the opening of protection glue 308, form solder bump 309, promptly protect the thickness of glue 308 so the thickness of solder bump 309 depends on the mask plate of this moment; Therefore, in this step, the colloid thickness that the formation thickness of protection glue 308 especially is covered in scolder protective layer 307 tops can come the adjusting process parameter according to concrete product requirement.
In the present embodiment, chip 300 surfaces and scolder protective layer 307 are all covered by protection glue 308, and protection glue 308 had both been protected passivation layer 302, the firm again physical structure of UBM; Simultaneously, the material of protection glue 308 is an epoxy resin, can releasing chips 300 and the multiple layer metal interlayer because of thermal dilation difference cause stress-retained, promoted the reliability of whole encapsulating structure; In addition, filled the electrical short circuit that to avoid in follow-up solder bump 309 forming processes drippage because of scolder to cause between each UBM structure by protection glue 308.
Implementation step S107 then, the protection glue of exposure scolder protective layer top forms opening, exposes the upper surface of scolder protective layer, forms the structure shown in Fig. 3 G.
In this step,,, in protection glue 308, form the upper surface that opening exposes scolder protective layer 307 through exposure/development/curing process because protection glue 308 also is a kind of of light-sensitive emulsion; UBM was embedded in the protection glue 308 and was enclosed and build by protection glue 308 this moment; The top of UBM is that the upper surface of scolder protective layer 307 sinks into to protect in the glue 308, and the remaining protection glue 308 that has opening is that subsequent technique is carried out the mask preparation in protection chip 300 surfaces, reinforcement UBM structure.
At last, implementation step S108 forms solder bump and refluxes the structure of formation shown in Fig. 3 H on the scolder protective layer.
In this step, be mask with the protection glue that has opening 308 remaining on the chip 300, in the opening of protection glue 308, scolder protective layer 307 above, form solder bump 309 and humidifying and reflux.The concrete technology that forms solder bump 309 can mode such as directly implant through printing soldering paste or with prefabricated solder ball; Certainly; According to those skilled in the art's common practise, the method for formation is not limited only to printing and implants, and other methods that are suitable for all can be applicable to the present invention.
As previously mentioned, the thickness of solder bump 309 depends on the thickness of protection glue 308 split sheds, can be according to the formation thickness of final products to the specification requirement adjustment protection glue 308 of solder bump 309; The material of solder bump 309 is pure tin or ashbury metal, like sn-ag alloy, gun-metal, SAC alloy etc.
Need to prove; The solder bump 309 that on the scolder protective layer 307 that sinks into to protect in the glue 308, forms; The part of solder bump 309 also can sink into to protect in the glue 308; Make 309 of solder bumps that the insulation protection of protection glue 308 arranged, the short circuit between the lead-out terminal that causes in the time of can avoiding in forming solder bump 309 processes because of scolder drippage or the welding of final products upper plate.
So far, that is to say, up form from pad 301 bottoms and comprise heat resistant metal layer 303, metal infiltrating layer 304, barrier layer 306, scolder protective layer 307 and solder bump 309; The UBM structure that wherein constitutes by heat resistant metal layer 303, metal infiltrating layer 304, barrier layer 306 and scolder protective layer 307 be embedded in the protection glue 308 by protection glue 308 enclose build with improve the product whole reliability can, finally realized by pad 301 to 309 encapsulation transition of electrically transmitting of solder bump.
Though the present invention discloses as above with preferred embodiment, the present invention is defined in this.Any those skilled in the art are not breaking away from the spirit and scope of the present invention, all can do various changes and modification, so protection scope of the present invention should be as the criterion with claim institute restricted portion.
Claims (9)
1. a highly reliable chip-scale packaging method is characterized in that, comprises step:
On bonding pads and passivation layer, form heat resistant metal layer and metal infiltrating layer successively;
On metal infiltrating layer, form photoresist, said photoresist is provided with the metal infiltrating layer that opening exposes the chip bonding pad top;
Form barrier layer and scolder protective layer on the metal infiltrating layer in above-mentioned opening successively;
Remove photoresist;
Heat resistant metal layer on the etch passivation layer and metal infiltrating layer to passivation layer is exposed;
On chip, form the protection glue-line, said protection glue covers the scolder protective layer;
The protection glue of exposure articulamentum top forms opening, exposes the upper surface of scolder protective layer;
On the scolder protective layer, form solder bump and backflow.
2. a kind of highly reliable chip-scale packaging method according to claim 1 is characterized in that, the material of said heat resistant metal layer is titanium, chromium, tantalum or their combination.
3. a kind of highly reliable chip-scale packaging method according to claim 1 is characterized in that, the material of said metal infiltrating layer is copper, aluminium, nickel or their combination.
4. a kind of highly reliable chip-scale packaging method according to claim 1 is characterized in that the material on said barrier layer is a nickel.
5. a kind of highly reliable chip-scale packaging method according to claim 4 is characterized in that, the thickness on said nickel barrier layer is 1.5～3 μ m.
6. a kind of highly reliable chip-scale packaging method according to claim 1 is characterized in that said scolder protective layer is pure tin or ashbury metal.
7. a kind of highly reliable chip-scale packaging method according to claim 6 is characterized in that, the thickness of said scolder protective layer is 1～2 μ m.
8. according to claim 1 or 6 described a kind of highly reliable chip-scale packaging methods, it is characterized in that the material of said solder cream is consistent with the material of scolder protective layer.
9. a kind of highly reliable chip-scale packaging method according to claim 1 is characterized in that the material of said protection glue is a kind of epoxy resin of light sensitivity.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011104284969A CN102437065A (en) | 2011-12-19 | 2011-12-19 | High-reliability chip scale packaging method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011104284969A CN102437065A (en) | 2011-12-19 | 2011-12-19 | High-reliability chip scale packaging method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102437065A true CN102437065A (en) | 2012-05-02 |
Family
ID=45985059
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011104284969A Pending CN102437065A (en) | 2011-12-19 | 2011-12-19 | High-reliability chip scale packaging method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102437065A (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102931101A (en) * | 2012-11-08 | 2013-02-13 | 南通富士通微电子股份有限公司 | Chip packaging method |
| CN102931159A (en) * | 2012-11-08 | 2013-02-13 | 南通富士通微电子股份有限公司 | Semiconductor packaging structure |
| CN102931164A (en) * | 2012-11-08 | 2013-02-13 | 南通富士通微电子股份有限公司 | Packaging element of semiconductor device |
| CN102931100A (en) * | 2012-11-08 | 2013-02-13 | 南通富士通微电子股份有限公司 | Formation method of semiconductor packaging structure |
| CN105308765A (en) * | 2013-05-01 | 2016-02-03 | 首尔伟傲世有限公司 | Light-emitting diode module having light-emitting diode joined through solder paste and light-emitting diode |
| US9293432B2 (en) | 2012-11-08 | 2016-03-22 | Nantong Fujitsu Microelectronics Co., Ltd. | Metal contact for chip packaging structure |
| US9379077B2 (en) | 2012-11-08 | 2016-06-28 | Nantong Fujitsu Microelectronics Co., Ltd. | Metal contact for semiconductor device |
| US9548282B2 (en) | 2012-11-08 | 2017-01-17 | Nantong Fujitsu Microelectronics Co., Ltd. | Metal contact for semiconductor device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1132003A (en) * | 1994-08-15 | 1996-09-25 | 西铁城时计株式会社 | Semiconductor device |
| CN101090099A (en) * | 2006-06-12 | 2007-12-19 | 中芯国际集成电路制造(上海)有限公司 | Solder lug and manufacturing method thereof |
-
2011
- 2011-12-19 CN CN2011104284969A patent/CN102437065A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1132003A (en) * | 1994-08-15 | 1996-09-25 | 西铁城时计株式会社 | Semiconductor device |
| CN101090099A (en) * | 2006-06-12 | 2007-12-19 | 中芯国际集成电路制造(上海)有限公司 | Solder lug and manufacturing method thereof |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9293432B2 (en) | 2012-11-08 | 2016-03-22 | Nantong Fujitsu Microelectronics Co., Ltd. | Metal contact for chip packaging structure |
| CN102931159A (en) * | 2012-11-08 | 2013-02-13 | 南通富士通微电子股份有限公司 | Semiconductor packaging structure |
| CN102931164A (en) * | 2012-11-08 | 2013-02-13 | 南通富士通微电子股份有限公司 | Packaging element of semiconductor device |
| CN102931100A (en) * | 2012-11-08 | 2013-02-13 | 南通富士通微电子股份有限公司 | Formation method of semiconductor packaging structure |
| CN102931164B (en) * | 2012-11-08 | 2015-12-09 | 南通富士通微电子股份有限公司 | The packaging part of semiconductor device |
| CN102931101A (en) * | 2012-11-08 | 2013-02-13 | 南通富士通微电子股份有限公司 | Chip packaging method |
| CN102931101B (en) * | 2012-11-08 | 2016-03-30 | 南通富士通微电子股份有限公司 | Chip packaging method |
| CN102931159B (en) * | 2012-11-08 | 2016-04-06 | 南通富士通微电子股份有限公司 | Semiconductor package |
| CN102931100B (en) * | 2012-11-08 | 2016-04-20 | 南通富士通微电子股份有限公司 | The formation method of semiconductor package |
| US9379077B2 (en) | 2012-11-08 | 2016-06-28 | Nantong Fujitsu Microelectronics Co., Ltd. | Metal contact for semiconductor device |
| US9548282B2 (en) | 2012-11-08 | 2017-01-17 | Nantong Fujitsu Microelectronics Co., Ltd. | Metal contact for semiconductor device |
| CN105308765A (en) * | 2013-05-01 | 2016-02-03 | 首尔伟傲世有限公司 | Light-emitting diode module having light-emitting diode joined through solder paste and light-emitting diode |
| CN105308765B (en) * | 2013-05-01 | 2017-10-20 | 首尔伟傲世有限公司 | Light-emitting diode (LED) module and light emitting diode with the light emitting diode bonded by soldering paste |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102956590B (en) | For reducing the pseudo-inversed-chip lug of stress | |
| CN102130101B (en) | Form district around projection and form semiconductor device and the method for the projection cube structure with multilamellar UBM | |
| CN102163561B (en) | Semiconducter device and use same vehicle form the method for TMV and TSV in WLCSP | |
| TWI680540B (en) | Semiconductor device and method for forming a low profile embedded wafer level ball grid array molded laser package (ewlb-mlp) | |
| CN102496604A (en) | High-reliability chip-scale packaging structure | |
| TWI649811B (en) | Thin 3D fan-out embedded wafer level package for application processor and memory integration | |
| CN102437065A (en) | High-reliability chip scale packaging method | |
| CN102543923B (en) | Semiconductor device and manufacture method thereof | |
| CN102496606B (en) | High-reliability wafer level cylindrical bump packaging structure | |
| TWI588921B (en) | Semiconductor device and method of forming protection and support structure for conductive interconnect structure | |
| TWI520287B (en) | Semiconductor device and method of forming rdl wider than contact pad along first axis and narrower than contact pad along second axis | |
| CN102437066A (en) | High-reliability wafer-level columnar bump packaging method | |
| TWI280641B (en) | Chip structure | |
| CN102496580B (en) | A kind of formation method of solder bump | |
| CN102446780A (en) | Wafer-level packaging method | |
| TW201041057A (en) | Semiconductor device and method of forming enhanced UBM structure for improving solder joint reliability | |
| CN102543766A (en) | Columnar bump packaging process | |
| KR100842921B1 (en) | Method for fabricating of semiconductor package | |
| CN202502990U (en) | Highly reliable chip-level package structure | |
| CN102543781A (en) | Optimizing process of wafer-level packaging | |
| CN102496585A (en) | Novel wafer level packaging method | |
| CN102496605B (en) | Wafer level packaging structure | |
| CN102543898A (en) | Cylindrical bump packaging structure | |
| CN102437135A (en) | Wafer-level columnar bump packaging structure | |
| CN102496603A (en) | Chip level packaging structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20120502 |