CN102497544B - Device for controlling access to video signals - Google Patents
Device for controlling access to video signals Download PDFInfo
- Publication number
- CN102497544B CN102497544B CN201110419891.0A CN201110419891A CN102497544B CN 102497544 B CN102497544 B CN 102497544B CN 201110419891 A CN201110419891 A CN 201110419891A CN 102497544 B CN102497544 B CN 102497544B
- Authority
- CN
- China
- Prior art keywords
- write
- data
- read
- control module
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000015654 memory Effects 0.000 claims abstract description 11
- 238000000034 method Methods 0.000 claims description 9
- 230000009471 action Effects 0.000 claims description 8
- 230000008569 process Effects 0.000 claims description 7
- 230000001186 cumulative effect Effects 0.000 claims description 5
- 238000013500 data storage Methods 0.000 claims description 5
- 230000000977 initiatory effect Effects 0.000 claims description 2
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000012546 transfer Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Abstract
The invention discloses a device for controlling access to video signals. The device comprises a write channel and a read channel, wherein the write channel comprises a cache control module, a first-in first-out memory 1 and a bus write control module; and the read channel comprises a bus read control module and a first-in first-out memory 2. The cache control module temporarily stores video data in the first-in first-out memory 1, and then, the bus write control module stores the video data in an external memory through three parallel write modules; the bus read control module reads out the video data in the external memory through three parallel read modules, and temporarily stores the video data in the first-in first-out memory 2. In the device, the clock domain crossing first-in first-out memories with different data width at both sides are used for data caching, and three parallel write controls and three parallel read controls are used for realizing real-time access to the video data, thus, the bus bandwidth can be used effectively, and bus competition can be avoided.
Description
Technical field
The invention belongs to video transmission technologies field, relate to a kind of device that the access of video data is controlled, be used in particular for proposing AXI bus in the SOC (system on a chip) of system bus take ARM company, video data need to be stored in exterior storage body, and exterior storage body is as the situation from equipment of AXI bus.
Background technology
Along with SOC (system on a chip) is in the application development of video field and the extensive use of 64 system bus bit wides, there is a class also to obtain certain development take the AXI bus of 64 bit wides as the SOC (system on a chip) of system bus.AXI (Advanced eXtensible Interface) bus is a part for the bus protocol of ARM company proposition, is a kind of bus on chip towards high-performance, high bandwidth, low delay.For AXI bus, it adopts system clock, and general frequency is higher.And in the vision signal of carrying video data, the bit wide of video data is generally 24, its frequency is generally the frequency of some standard convention, and general frequency is lower.In the SOC (system on a chip) with Video processing, in order to support compared with complicated applications, such as Video Motion Estimation etc., need a lot of frame video images of buffer memory to carry out dynamic analysis, and on sheet, do not have enough spaces to store multiple image, therefore need Video Data Storage in exterior storage body, so that enough large data buffer area to be provided.So just there will be the inconsistent and inconsistent problem of data bit width of vision signal and bus signals frequency.
Summary of the invention
The problem existing in order to solve prior art, the invention provides a kind of device that the access of video data is controlled.
A kind of video data access control device proposed by the invention, is characterized in that, this device comprises write access and read channel, wherein:
Write access is for storing video data into the exterior storage body articulating on system bus by system bus;
Read channel is for reading out by system bus video data from described exterior storage body;
Described write access further comprises: buffer control module S1, and pushup storage 1S2 and bus are write control module S3;
Described read channel further comprises: bus read control module S4 and pushup storage 2S5.
The present invention is by adding cross clock domain, pushup storage that two ends bit wide is different to solve vision signal and bus signals frequency and the inconsistent problem of bit wide between vision signal and AXI bus, and adopt that three concurrent write controls and three are parallel reads to control real time access video data, effectively utilize bus bandwidth, avoid the competition of bus.
Accompanying drawing explanation
Fig. 1 is video data access control device structured flowchart.
Fig. 2 is write address control module control flow chart.
Fig. 3 writes Data Control module controls flow chart.
Fig. 4 writes burst counter update module control flow chart.
Fig. 5 reads address control module control flow chart.
Fig. 6 is read data control module control flow chart.
Fig. 7 reads burst counter update module control flow chart.
Embodiment
For making the object, technical solutions and advantages of the present invention clearer, below in conjunction with specific embodiment, and with reference to accompanying drawing, the present invention is described in more detail.
The present invention has adopted and has delayed stored video data with cross clock domain, pushup storage that two ends bit wide is different, and then a kind of device that the access of video data is controlled of Video Data Storage being read to exterior storage body or from exterior storage body by AXI bus, this device is realized based on FPGA.
Control device of the present invention is applicable to use the SOC (system on a chip) that the AXI bus of 64 bit wides is system bus, and by video data (24 of video data bit wides) by AXI bus access in exterior storage body.In video access procedure, can face two problems: frequency is inconsistent and data bit width is inconsistent.For AXI bus, it adopts system clock, and general frequency is higher; And for vision signal, it is with the fixed frequency transmission of some agreements, general frequency is lower.Therefore the present invention between vision signal and AXI bus, add the different FIFO of a cross clock domain, two ends bit wide by the Video Data Storage of 24 of bit wides on the AXI bus of 64 bit wides, provided a kind of control method for video access.Here, vision signal can be digital visual interface (Digital VisualInterface, DVI) vision signal or HDMI (High Definition Multimedia Interface) (High DefinitionMultimedia Interface, HDMI) video component of signal, it comprises synchronizing signal and video data.Synchronizing signal has frame synchronizing signal, line synchronizing signal and data useful signal, and in the time that data useful signal sets high, the video data obtaining with HDMI/DVI clock sampling is a pixel of image, is exactly video data of the present invention.Video data information of the present invention has adopted the most frequently used true color, is 24 bit wides.
Fig. 1 is the structured flowchart of video data access control device, and as shown in Figure 1, the device that the access to video data proposed by the invention is controlled comprises: write access and read channel, wherein:
Write access is for storing video data into the exterior storage body articulating on system bus by system bus;
Read channel is for reading out by system bus video data from described exterior storage body.
Described write access further comprises: buffer control module S1, and pushup storage 1S2 and bus are write control module S3, wherein:
Buffer control module S1 is for video data is write to pushup storage 1S2, and the video data line of 24 is connected to [24:0] position of the input signal of pushup storage 1S2; First buffer control module S1 sampled when high and obtains video data at data useful signal take the HDMI/DVI vision signal clock cycle, then the video data obtaining was deposited in pushup storage 1S2.The multipotency of video data line is supported the expansion of 32.
Pushup storage 1S2 is for buffer memory video data.The part being connected with buffer control module S1 has adopted 32 bit wides and vision signal clock, video data is synchronously write to pushup storage 1S2 inside, but video data is 24 true color normally, one 24 represent a pixel, therefore need [31:25] position 0 of pushup storage 1S2 input signal; Write with bus the part that control module S3 is connected and adopted 64 bit data bit wide and system bus clocks, make it to write control module S3 with bus and synchronize.Here, it is for to write control module S3 corresponding with bus that the part that pushup storage 1S2 and buffer control module S1 connect has adopted the object of 32 bit wides, make the video data (having stored 2 24 pixels) of two 32 after pushup storage 1S2, produce the bus data of 64, realize the alignment of data, the pixel splicing while having avoided non-alignment.
Bus is write control module for reading the video data of pushup storage 1S2, then by AXI system bus by Video Data Storage in exterior storage body, bus is write control module and is further comprised: write address control module, write Data Control module and write burst counter update module, bus is write the performed control of control module and is realized based on FPGA circuit, it adopts described three modules to carry out parallel control, main control signal is write burst commencing signal and write burst counter, complete the burst transfer of writing of an AXI bus by the cooperation of the two.Wherein:
Suppose burst transfer M 64 bit data one time, so:
For write address control module, as shown in Figure 2, if write address is set to certain fixed address of exterior storage body when frame synchronizing signal is high, this fixed address can be configured by software its concrete control flow; Otherwise, if write burst commencing signal and be 0 and pushup storage 1S2 to have had N data (N >=M) and write burst counter be 0 o'clock, upgrade write address, after write address is updated to, move the address location of M*8 byte; Write address useful signal when then bus is set writes control module and initiate AXI write request is for effectively, be that AW_VALID signal is for high, as the exterior storage body of this address has responded this write request, exterior storage body arranges write address standby ready signal AW_READY for high; Finally, arrange and write burst commencing signal for high, be the control signal that enables of writing Data Control module.
For writing Data Control module, its concrete control flow as shown in Figure 3, if write burst commencing signal for high, shows that data want the exterior storage body of writing position to allow, and carry out action below, otherwise this module is not done any action; Then judge whether pushup storage 1S2 is empty, if it is not empty, show there are data in pushup storage 1S2, taking out data is put on the data wire of AXI bus, then arrange and write data useful signal W_VALID for high, if exterior storage body can write these data, at this moment AXI bus can be returned and write data ready signal W_READY signal for high, therefore in the time seeing that W_READY is high, repeat said process, in the time writing burst counter and be M-1, when carrying out said process, last data signal line is set for high.
For writing burst counter update module, its concrete control flow as shown in Figure 4, if write data useful signal W_VALID and write data ready signal W_READY and effectively (show that 64 bit data are at that time accepted simultaneously, and can be write in exterior storage body), if when at this moment writing burst counter and being not equal to M-1, write burst counter cumulative 1; If equal M-1, will write burst counter and be set to 0, write burst commencing signal simultaneously and be set to 0, show once to write burst and finish.
Described read channel is used for reading out the video data of exterior storage body, therefore read channel only processing from AXI bus to first-in first-out memory bank FIFO compared with write access, and this process is also based on FPGA, with actual hardware circuit realization.
Described read channel further comprises: bus read control module S4 and pushup storage 2S5.Described bus read control module S4 adopts three modules to carry out the parallel control that data read: read address control module, read data control module and read burst counter update module, main control signal is to read to happen suddenly commencing signal and read burst counter, completes the burst transfer of reading of an AXI bus by the cooperation of the two.
The length of supposing a secondary burst is M 64 bit data, so:
For reading address control module, as shown in Figure 5, if read address when frame synchronizing signal is high and be set to certain fixed address of exterior storage body, this fixed address can be configured by software its concrete control flow, the consistency of software assurance read/write address; Otherwise, be 0 o'clock if pushup storage 2S5 is discontented with and reads burst counter, upgrade and read address, cumulative M*8, namely will read to move after address is updated to the address location of M*8 byte; Address valid signal when then bus read control module initiation AXI read request is set is for effective, be that AR_VALID signal is for high, as the exterior storage body of this address has responded this read request, the setting of exterior storage body is read address standby ready signal AR_READY for high; Finally, the commencing signal of reading to happen suddenly is set for high, is the control signal that enables of read data control module.
For read data control module, its concrete control flow as shown in Figure 6, has allowed if the commencing signal of reading to happen suddenly for high, shows the exterior storage body that data will read position, carry out action below, otherwise this module is not done any action, then judge that whether pushup storage 2S5 is full, if discontented, show the data on the data wire of AXI bus to be left, read data standby ready signal R_READY is set for high, if exterior storage body is ready to data, at this moment AXI bus can be returned to read data useful signal R_VALID signal for high, therefore in the time seeing that R_VALID is high, repeat said process, in the time reading last data of this secondary burst, can see that last data signal line is set to height by exterior storage body, the end that data read completes by reading burst counter update module.
For reading burst counter update module, its concrete control flow as shown in Figure 7.If read data useful signal R_VALID and read data standby ready signal R_READY effectively (show that the data of 64 are at that time ready to simultaneously, and will write pushup storage 2S5), if when at this moment reading burst counter and being not equal to M-1, read burst counter cumulative 1; If while equaling M-1, will read burst counter and be set to 0 (showing once to read burst finishes), the commencing signal of simultaneously reading to happen suddenly is set to 0, closes read data control module.
Above-described specific embodiment; object of the present invention, technical scheme and beneficial effect are further described; institute is understood that; the foregoing is only specific embodiments of the invention; be not limited to the present invention; within the spirit and principles in the present invention all, any modification of making, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (9)
1. a video data access control device, is characterized in that, this device comprises write access and read channel, wherein:
Write access is for storing video data into the exterior storage body articulating on system bus by system bus;
Read channel is for reading out by system bus video data from described exterior storage body;
Described write access further comprises: buffer control module (S1), pushup storage 1(S2) and bus write control module (S3), described pushup storage 1(S2) for buffer memory video data, itself and buffer control module (S1) coupling part have adopted 32 bit wides and vision signal clock, write with bus the part that control module (S3) is connected and adopted 64 bit data bit wide and system bus clocks, to realize the alignment of data;
Described read channel further comprises: bus read control module (S4) and pushup storage 2(S5);
Wherein,
Described bus is write control module (S3) and is further comprised three concurrent write modules: write address control module, and write Data Control module and write burst counter update module;
Described bus read control module (S4) further comprises three parallel reads through model: read address control module, read data control module and read burst counter update module.
2. device according to claim 1, is characterized in that, described buffer control module (S1) is for writing video data pushup storage 1(S2); Described buffer control module (S1) is first sampled when high and is obtained video data at data useful signal take the vision signal clock cycle, and deposits the video data obtaining in pushup storage 1(S2) in.
3. device according to claim 1, is characterized in that, described bus is write control module (S3) for reading pushup storage 1(S2) video data, then by system bus by Video Data Storage in exterior storage body.
4. device according to claim 1, is characterized in that, for described write address control module:
If frame synchronizing signal is high, write address is set to certain fixed address of exterior storage body; If frame synchronizing signal is low:
If write that burst commencing signal is 0, pushup storage 1(S2) there are N data, wherein, N>=M, and to write burst counter be 0, moves the address location of M*8 byte after write address being updated to;
Write address useful signal when then described bus is set writes control module and initiate bus write request is for effectively, be that AW_VALID signal is for high, as the exterior storage body of this address has responded this write request, exterior storage body arranges write address standby ready signal AW_READY for high;
Finally, arrange and write burst commencing signal for high, be the control signal that enables of writing Data Control module.
5. device according to claim 1, is characterized in that, for write data control module:
If write burst commencing signal for high, show that data want the exterior storage body of writing position to allow, carry out action below, otherwise write data control module is not done any action;
Then judge pushup storage 1(S2) whether be empty, if it is not empty, show pushup storage 1(S2) in have data, taking out data is put on the data signal line of system bus, then arrange and write data useful signal W_VALID for high, if exterior storage body can write these data, at this moment system bus can return and write data ready signal W_READY signal for high, in the time seeing that W_READY is high, repeat said process;
In the time writing burst counter and be M-1, when carrying out said process, last data signal line is set for high.
6. device according to claim 1, is characterized in that, for the described burst counter update module of writing:
If write data useful signal W_VALID and write data ready signal W_READY simultaneously effectively, if when at this moment writing burst counter and being not equal to M-1, write burst counter cumulative 1; If equal M-1, will write burst counter and be set to 0, write burst commencing signal simultaneously and be set to 0, show once to write burst and finish.
7. device according to claim 1, is characterized in that, for the described address control module of reading:
If frame synchronizing signal is high, reads address and be set to certain fixed address of exterior storage body; If frame synchronizing signal is low:
If pushup storage 2(S5) discontented and to read burst counter be 0, be updated to the address location of reading to move behind address M*8 byte by reading address;
Address valid signal when then described bus read control module initiation bus read request is set is for effective, be that AR_VALID signal is for high, as the exterior storage body of this address has responded this read request, the setting of exterior storage body is read address standby ready signal AR_READY for high;
Finally, the commencing signal of reading to happen suddenly is set for high, described in the commencing signal of reading to happen suddenly be the control signal that enables of read data control module.
8. device according to claim 1, is characterized in that, for described read data control module:
If read to happen suddenly, commencing signal is for high, shows that the exterior storage body that data will read position has allowed, and carry out action below, otherwise described read data control module is not done any action;
Then judge pushup storage 2(S5) whether full, if discontented, show the data on the data signal line of system bus to be left, read data standby ready signal R_READY is set for high, if can sense data from exterior storage body, at this moment system bus can return to read data useful signal R_VALID signal for high, therefore when R_VALID is while being high, repeat said process, when read this time read burst last data time last data signal line be set to height by exterior storage body, the end that data read is completed by the described burst counter update module of reading.
9. device according to claim 1, is characterized in that, for the described burst counter update module of reading:
If read data useful signal R_VALID and read data standby ready signal R_READY effectively, are not equal to M-1 if at this moment read burst counter simultaneously, read burst counter cumulative 1; Equal M-1 if read burst counter, will read burst counter and be set to 0, show once to read burst and finish, the commencing signal of simultaneously reading to happen suddenly is set to 0, closes described read data control module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110419891.0A CN102497544B (en) | 2011-12-15 | 2011-12-15 | Device for controlling access to video signals |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110419891.0A CN102497544B (en) | 2011-12-15 | 2011-12-15 | Device for controlling access to video signals |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102497544A CN102497544A (en) | 2012-06-13 |
| CN102497544B true CN102497544B (en) | 2014-06-25 |
Family
ID=46189328
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110419891.0A Active CN102497544B (en) | 2011-12-15 | 2011-12-15 | Device for controlling access to video signals |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102497544B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103248538B (en) * | 2013-05-16 | 2016-09-07 | 中国电子科技集团公司第四十一研究所 | A kind of based on FPGA and DDR3 realize IP network accumulation burst out damage method |
| CN106601160B (en) * | 2016-12-14 | 2020-04-14 | 昆山龙腾光电股份有限公司 | Refresh rate conversion device and method and display device |
| CN108595350B (en) * | 2018-01-04 | 2022-04-05 | 深圳开阳电子股份有限公司 | AXI-based data transmission method and device |
| CN112532935A (en) * | 2020-11-23 | 2021-03-19 | 天津津航计算技术研究所 | Device for determining video source position based on SOC |
| CN112599083B (en) * | 2020-12-24 | 2022-09-06 | 深圳市洲明科技股份有限公司 | Data transmission method, data receiving method, sending card and receiving card of display screen |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6154225A (en) * | 1996-10-11 | 2000-11-28 | Silicon Motion, Inc. | Virtual refresh™ architecture for a video-graphics controller |
| US7284074B2 (en) * | 2002-10-31 | 2007-10-16 | Force10 Networks, Inc. | Pipelined network processing with FIFO queues |
| CN101055704A (en) * | 2007-04-28 | 2007-10-17 | 深圳安凯微电子技术有限公司 | A LCD data write-in control method and first in and first out memory |
| CN101236601A (en) * | 2008-03-11 | 2008-08-06 | 董亮 | Image recognition accelerator and MPU chip possessing image recognition accelerator |
| CN102253909A (en) * | 2011-06-30 | 2011-11-23 | 济南大学 | PCI (Peripheral Component Interconnect) interface and data transmission method thereof under FPGA (Filed-Programmable Gate Array) environment |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040193835A1 (en) * | 2003-03-31 | 2004-09-30 | Patrick Devaney | Table lookup instruction for processors using tables in local memory |
| CN100414524C (en) * | 2005-09-20 | 2008-08-27 | 中国科学院计算技术研究所 | Method for controlling data transmission between two different speed buses |
| US8151008B2 (en) * | 2008-07-02 | 2012-04-03 | Cradle Ip, Llc | Method and system for performing DMA in a multi-core system-on-chip using deadline-based scheduling |
| CN101667451B (en) * | 2009-09-11 | 2012-05-09 | 西安电子科技大学 | Data buffer of high-speed data exchange interface and data buffer control method thereof |
-
2011
- 2011-12-15 CN CN201110419891.0A patent/CN102497544B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6154225A (en) * | 1996-10-11 | 2000-11-28 | Silicon Motion, Inc. | Virtual refresh™ architecture for a video-graphics controller |
| US7284074B2 (en) * | 2002-10-31 | 2007-10-16 | Force10 Networks, Inc. | Pipelined network processing with FIFO queues |
| CN101055704A (en) * | 2007-04-28 | 2007-10-17 | 深圳安凯微电子技术有限公司 | A LCD data write-in control method and first in and first out memory |
| CN101236601A (en) * | 2008-03-11 | 2008-08-06 | 董亮 | Image recognition accelerator and MPU chip possessing image recognition accelerator |
| CN102253909A (en) * | 2011-06-30 | 2011-11-23 | 济南大学 | PCI (Peripheral Component Interconnect) interface and data transmission method thereof under FPGA (Filed-Programmable Gate Array) environment |
Non-Patent Citations (2)
| Title |
|---|
| 陈宏铭等.高效能 低功耗DDR2 控制器的硬件实现.《中国集成电路》.2011 |
| 高效能,低功耗DDR2 控制器的硬件实现;陈宏铭 等;《中国集成电路》;20110531(第144期);第58－65页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102497544A (en) | 2012-06-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102497544B (en) | Device for controlling access to video signals | |
| CN101516015B (en) | Multi-path video data acquiring, processing and transmitting method | |
| TWI304967B (en) | Continuous graphics display for dual display devices during the processor non-responding period | |
| KR101490067B1 (en) | Parallel image processing using multiple processors | |
| CN101694609B (en) | Structure and method for improving speed of external memory interface of high-definition image real-time collecting system DSP | |
| JP2006227912A (en) | Information processor, information processing method and data stream generation method | |
| CN108616717B (en) | Real-time panoramic video splicing display device and method thereof | |
| CN207718357U (en) | A kind of FIFO memory | |
| CN110322904A (en) | Compress image information reading and control method thereof and device | |
| CN108134912A (en) | A kind of video flow converting method | |
| CN102625086A (en) | DDR2 (Double Data Rate 2) storage method and system for high-definition digital matrix | |
| CN209642818U (en) | A kind of real-time splicing apparatus for supporting multi-path high-definition image | |
| CN105574810B (en) | For the insufficient Image Real-time Transmission fault-tolerance approach of picture system bus bandwidth | |
| CN104469241A (en) | Device for achieving video frame rate change | |
| CN101499245B (en) | Asynchronous first-in first-out memory, liquid crystal display controller and its control method | |
| CN114302087B (en) | MIPI data transmission mode conversion method and device and electronic equipment | |
| CN103093485B (en) | Full view video cylindrical surface image storage method and system | |
| CN102497514B (en) | Three-channel video forwarding equipment and forwarding method | |
| CN113630565B (en) | SCMOS imaging circuit with built-in real-time image processing function and method | |
| CN102750244B (en) | Transmitting device and transmitting method of graded buffer direct memory access (DMA) | |
| CN213069802U (en) | Non-homologous clock data transmission system | |
| US6260119B1 (en) | Memory cache management for isochronous memory access | |
| CN110933255B (en) | Two-path asynchronous DVI video synchronization method based on FPGA | |
| CN116033205B (en) | Display control method and system capable of supporting real-time switching of high refresh rate video source | |
| CN111554334B (en) | Method and system for realizing DDR (double data Rate) access by multiple taps |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20171211 Address after: 102412 Beijing City, Fangshan District Yan Village Yan Fu Road No. 1 No. 11 building 4 layer 402 Patentee after: Beijing Si Lang science and Technology Co.,Ltd. Address before: 100190 Zhongguancun East Road, Beijing, No. 95, No. Patentee before: Institute of Automation, Chinese Academy of Sciences |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220119 Address after: 519031 room 532, building 18, No. 1889, Huandao East Road, Hengqin District, Zhuhai City, Guangdong Province Patentee after: Zhuhai Jilang Semiconductor Technology Co.,Ltd. Address before: 102412 room 402, 4th floor, building 11, No. 1, Yanfu Road, Yancun Town, Fangshan District, Beijing Patentee before: Beijing Si Lang science and Technology Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: Room 701, 7th Floor, Building 56, No. 2, Jingyuan North Street, Beijing Economic and Technological Development Zone, Daxing District, Beijing 100176 (Beijing Pilot Free Trade Zone High-end Industry Zone Yizhuang Group) Patentee after: Beijing Jilang Semiconductor Technology Co., Ltd. Address before: 519031 room 532, building 18, No. 1889, Huandao East Road, Hengqin District, Zhuhai City, Guangdong Province Patentee before: Zhuhai Jilang Semiconductor Technology Co.,Ltd. |