CN102317803A - Testing device, testing method, and phase shifter - Google Patents

Testing device, testing method, and phase shifter Download PDF

Info

Publication number
CN102317803A
CN102317803A CN200980124402XA CN200980124402A CN102317803A CN 102317803 A CN102317803 A CN 102317803A CN 200980124402X A CN200980124402X A CN 200980124402XA CN 200980124402 A CN200980124402 A CN 200980124402A CN 102317803 A CN102317803 A CN 102317803A
Authority
CN
China
Prior art keywords
phase
output
regeneration time
time clock
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN200980124402XA
Other languages
Chinese (zh)
Inventor
田村贤仁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Publication of CN102317803A publication Critical patent/CN102317803A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31922—Timing generation or clock distribution
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56008—Error analysis, representation of errors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56012—Timing aspects, clock generation, synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

Provided are a testing device, a testing method, and a phase shifter which reduce a phase error of a signal. The testing device comprises a reproduction clock generating circuit for generating a reproduction clock approximately equal to the phase of output data outputted by a device under test, a data acquisition section for acquiring the output value of the output data at the timing instructed by a strobe signal based on the reproduction clock, a comparator for comparing the output value acquired by the data acquisition section with a predetermined expected value, and a determination section for determining the quality of the device under test according to the result of the comparison of the comparator. The reproduction clock generating circuit is provided with a phase comparator for comparing the phase of the output data outputted by the device under test with the phase of the reproduction clock, a control signal generating section for generating a control signal so that the phase of the reproduction clock is synchronized with the phase of the output data, and a phase shifter for allowing the control signal to continuously shift the phase of a reference clock.

Description

Proving installation, method of testing and phase shifter
Technical field
The present invention relates to proving installation, method of testing and phase shifter.The invention particularly relates to the proving installation, method of testing and the phase shifter that suppress DNL.And the application is associated with following japanese publication.With reference to the designated state of introducing the content of putting down in writing in the following application is introduced the application through reference pattern for admitting through document, as the application's a part:
Patented claim 2008-179165, July 9 2008 applying date.
Background technology
Following document 1 has been put down in writing in proving installation, is purpose with the timing change of the output data of following equipment to be tested based on the gating signal of regeneration time clock, makes regeneration time clock and output data synchronous:
Patent documentation 1: the open communique of patent, the open 2005-285160 communique of patented claim.
Summary of the invention
Invent problem to be solved
But, use PLL (Phase-locked loop) to carry out the clock recovery meeting following problem take place.In actual use, need loop delay be controlled at tens of ns, the limit of the frequency band of effective low-pass filter of PLL is number MHz, has the phase delay of tens of ns.In addition, because loop delay, the timing comparator timing edge reduces, and run-out tolerance worsens.
In addition, being limited in scope of phase shifts among the PLL, following range is restricted.When hope phase shifts to beyond the scope of phase shifts the time, need return phase place once with the unit in cycle of gating signal.Therefore, only phase place becomes unstable in the time till turning back to the phase place of regulation, and PASS (qualified)/FAIL (mistake) also becomes uncertain.So can not correctly test equipment to be tested.
The means of dealing with problems
For addressing the above problem, in the 1st mode of the present invention, a kind of testing arrangement of testing equipment to be tested is provided, comprising: the reference clock source, it has reference frequency, produces the reference clock of the action of the said equipment to be tested of control; The regeneration time clock generative circuit, it generates the phase place regeneration time clock about equally of the output data of phase place and said equipment output to be tested; The data obtaining section, it obtains the output valve of said output data with the timing of indicating based on the gating signal of said regeneration time clock; Comparator, it compares the said output valve that said data obtaining section obtains with preset desired value; Detection unit, its comparative result according to said comparator is judged the quality of said equipment to be tested; Said regeneration time clock generative circuit has: the phase comparator that the phase place of the phase place of the said output data of said equipment to be tested output and said regeneration time clock is compared; Produce the control signal generating unit of the phase locked control signal of the phase place that makes said regeneration time clock and said output data according to the output of said phase comparator; The phase place of said reference clock is carried out the phase shifter of continuous phase shift by said control signal.Perhaps, a kind of proving installation of testing equipment to be tested is provided, comprises: the reference clock source, it produces the reference clock of the action of the said equipment to be tested of control; The regeneration time clock generative circuit, it generates the phase place regeneration time clock about equally of the output data of phase place and said equipment output to be tested; Data obtain portion, and it is so that indicated timing obtains the output valve of said output data based on the gating signal of said regeneration time clock; Comparer, it compares the said output valve that the said data portion of obtaining with preset expectation value; Detection unit, its comparative result according to said comparer is judged the quality of said equipment to be tested; Said regeneration time clock generative circuit has: phase comparator, and it compares the phase place of the said output data of said equipment output to be tested and the phase place of said regeneration time clock; Phase shifter, its output according to said phase comparator is carried out continuous phase shift to the phase place of said reference clock.
Said control signal generation portion can produce the 1st control voltage and the 2nd control voltage according to said control signal, and said phase shifter comprises: with the phase place of the said reference clock phase shifter of angle phase shift according to the rules only; With said reference clock and said the 1st control voltage multiply each other the 1st ?musical instruments used in a Buddhist or Taoist mass; With the output of said phase shifter and said the 2nd control voltage multiply each other the 2nd ?musical instruments used in a Buddhist or Taoist mass; With the said the 1st ?musical instruments used in a Buddhist or Taoist mass and the said the 2nd ?the addition portion that respectively exports addition of musical instruments used in a Buddhist or Taoist mass.Perhaps, also comprise the control signal generation portion that produces the phase locked control signal of the phase place that makes said regeneration time clock and said output data according to the output of said phase comparator; Said control signal generation portion produces the 1st control voltage and the 2nd control voltage according to said control signal; Said phase shifter comprises: with the phase place of the said reference clock phase shifter of angle phase shift according to the rules only; With said reference clock and said the 1st control voltage multiply each other the 1st ?musical instruments used in a Buddhist or Taoist mass; With the output of said phase shifter and said the 2nd control voltage multiply each other the 2nd ?musical instruments used in a Buddhist or Taoist mass; With the said the 1st ?musical instruments used in a Buddhist or Taoist mass and the said the 2nd ?the addition portion that respectively exports addition of musical instruments used in a Buddhist or Taoist mass.
Said phase shifter can carry out roughly 90 degree phase shifts to the phase place of said reference clock.Said phase shifter also can comprise the low-pass filter of the high fdrequency component that comprises in the output of removing said addition portion.Said phase shifter can further comprise the frequency divider that the output of said addition portion is carried out frequency division.Also can possess the frequency divider that the said regeneration time clock of said regeneration time clock generative circuit output is carried out frequency division, the said data portion of obtaining also can be by the output valve that is obtained said output data by the indicated timing of the gating signal based on said regeneration time clock of said frequency divider frequency division.
For addressing the above problem, in the 2nd mode of the present invention, a kind of method of testing of testing equipment to be tested is provided, comprising: the reference clock generation step, it produces the reference clock of the action of the said equipment to be tested of control; Regeneration time clock generates step, and it generates the phase place regeneration time clock about equally of the output data of phase place and said equipment output to be tested; Data obtain step, and it is so that indicated timing obtains the output valve of said output data based on the gating signal of said regeneration time clock; Comparison step, it will be obtained step said output valve that obtains and the desired value of presetting in said data and compare; Determination step, its comparative result according to said comparison step is judged the quality of said equipment to be tested; Said regeneration time clock generates step to have: the phase place comparison step, and it compares the phase place of the said output data of said equipment output to be tested and the phase place of said regeneration time clock; The control signal generation step, its output according to said phase place comparison step produces and makes the phase place of said regeneration time clock and the phase locked control signal of said output data; The phase shift step, it carries out continuous phase shift according to said control signal with the phase place of said reference clock.Perhaps, a kind of method of testing of testing equipment to be tested is provided, comprises: the reference clock generation step, it has reference frequency, produces the reference clock of the action of the said equipment to be tested of control; Regeneration time clock generates step, and it generates the phase place regeneration time clock about equally of the output data of phase place and said equipment output to be tested; Data obtain step, and it is so that indicated timing obtains the output valve of said output data based on the gating signal of said regeneration time clock; Comparison step, it is obtained step said output valve that obtains and the expectation value of presetting with said data and compares; Determination step, its comparative result according to said comparison step is judged the quality of said equipment to be tested; Said regeneration time clock generates step to have: the phase place comparison step, and it compares the phase place of the said output data of said equipment output to be tested and the phase place of said regeneration time clock; The phase shift step, its output according to said phase place comparison step is carried out continuous phase shift with the phase place of said reference clock.
Also comprise the control signal generation step, its output according to said phase place comparison step produces and makes the phase place of said regeneration time clock and the phase locked control signal of said output data; Said control signal generation step, it produces the 1st control voltage and the 2nd control voltage according to said control signal; Said phase transition step comprises: with the phase place of the said reference clock phase shift step of angle phase shift according to the rules only; Said reference clock and the said the 1st is controlled the 1st multiplication step that voltage multiplies each other; The 2nd multiplication step that voltage multiplies each other is controlled in the output and the said the 2nd of said phase shift step; The addition step of respectively exporting addition with said the 1st multiplication step and said the 2nd multiplication step.Said phase shift step can be carried out roughly 90 degree phase shifts to the phase place of said reference clock.Said phase shift step also can comprise the LPF step that the high fdrequency component that comprises in the output with said addition step is removed.Said phase transition step also can comprise the frequency division step of the output of said addition step being carried out frequency division.Can comprise that also the said regeneration time clock that said regeneration time clock generation step is generated carries out the frequency division step of frequency division; Obtain in the step in said data, obtain the output valve of said output data according to the indicated timing of said gating signal by the said regeneration time clock of said frequency division step frequency division.
For addressing the above problem, in the 3rd mode of the present invention, comprising: the input signal of input AC, with the said phase of input signals phase shift portion of angle phase shift according to the rules only; Import said input signal and the 1st control voltage, said input signal and the said the 1st is controlled the 1st multiplier that voltage multiplies each other; Import the output signal and the 2nd control voltage of said phase shift portion, the 2nd multiplier that the said output signal and said the 2nd control voltage of said phase shift portion is multiplied each other; That imports said the 1st multiplier and said the 2nd multiplier respectively exports signal, with the said addition portion that respectively exports signal plus; By said the 1st control voltage and said the 2nd control voltage said phase of input signals is carried out continuous phase shift.
Said phase shift portion can carry out roughly 90 degree phase shifts to said phase of input signals.The low-pass filter that also can have the high fdrequency component that comprises in the output of removing said addition portion.
In addition, the summary of foregoing invention is not enumerated whole essential feature of the present invention.And the sub-combinations thereof of said syndrome also can constitute invention.
Description of drawings
[Fig. 1] is according to the synoptic diagram of the phase shifter 101 of the use IQ modulator of the 1st embodiment.
[Fig. 2] is from reference clock, and the signal waveform synoptic diagram of the signal of each component part output of phase shifter 101.
The angle of [Fig. 3] the 1st control voltage and the 2nd control voltage and phase shift concern synoptic diagram.
[Fig. 4] is according to the structural representation of the proving installation 110 of the 2nd embodiment.
[Fig. 5] the 1st control voltage and the 2nd is controlled the synoptic diagram that concerns of voltage and following range.
[Fig. 6] is provided with the synoptic diagram of the proving installation 110 of frequency divider in phase shifter 101.
Description of reference numerals
101 phase shifters
102 phase shifters
103 the 1st ?musical instruments used in a Buddhist or Taoist mass
104 the 2nd ?musical instruments used in a Buddhist or Taoist mass
105 totalizers
106 low-pass filters
107 reference clock sources
110 proving installations
111 level comparators
112 regeneration time clock generative circuits
113 data obtain portion
114 comparers
115 detection units
121 phase comparators
122 control signal generation portions
130 frequency dividers
150 DUT
1001 signal waveforms
1002 signal waveforms
1003 signal waveforms
1004 signal waveforms
1005 signal waveforms
1006 signal waveforms
Embodiment
Below, through the working of an invention mode the present invention is described, but following embodiment does not limit the invention of claim.And the combination of features of explaining in the embodiment is not all to be the essential features of invention yet.
The 1st embodiment
Fig. 1 is the synoptic diagram according to the phase shifter 101 of the use IQ modulator of the 1st embodiment.Phase shifter 101 comprise phase shifter the 102, the 1st ?musical instruments used in a Buddhist or Taoist mass the 103, the 2nd ?musical instruments used in a Buddhist or Taoist mass 104, totalizer 105, low-pass filter 106 each component part.
In addition, also show the reference clock source 107 of waveform input signal in phase shifter 101 among Fig. 1.Reference clock source 107 produces AC signal.The AC signal that reference clock source 107 is produced is called reference clock.With the frequency of this reference clock as reference frequency.Reference clock source 107 with the reference clock that produces output to phase shifter the 102, the 1st ?musical instruments used in a Buddhist or Taoist mass 103.
Fig. 2 is the illustration intention from the signal waveform of the signal of each component part output of reference clock and phase shifter 101.The signal waveform 1001 of Fig. 2 shows the waveform of the reference clock of 107 outputs from the reference clock source.And reference clock can be square wave.
Phase shifter 102 can carry out 90 ° of phase shifts with the phase place of the reference clock of importing.Phase shifter 102 with the reference clock of 90 ° of phase shifts output to the 2nd ?musical instruments used in a Buddhist or Taoist mass 104.The signal waveform 1002 of Fig. 2 shows from the signal waveform of the signal of phase shifter 102 outputs.Can find out, signal waveform 1002 than the waveform of reference clock, be 90 ° of the phase delays of signal waveform 1001.And phase shifter 102 is not limited to 90 °, also can angle according to the rules carry out phase shift.In addition, also can carry out roughly 90 ° phase shift.
Reference clock that produces by reference clock source 107 and the 1st control voltage input to the 1st ?in the musical instruments used in a Buddhist or Taoist mass 103.The 1st ?musical instruments used in a Buddhist or Taoist mass 103 with the input reference clock and the 1st control voltage multiply each other.Through on reference clock, multiply by the amplitude that the 1st control voltage changes reference clock.The 1st ?the signal of musical instruments used in a Buddhist or Taoist mass 103 after will multiplying each other output to totalizer 105.
The signal waveform 1003 of Fig. 2 show from the 1st ?the signal waveform of signal of musical instruments used in a Buddhist or Taoist mass 103 outputs.The phase place that can know signal waveform 1003 is identical with the phase place of signal waveform 1001, but amplitude is different.Among Fig. 2, the amplitude of the amplitude ratio signal waveform 1001 of signal waveform 1003 is littler.
By the reference clock of 90 ° of phase shifter 102 phase shifts and the 2nd control voltage input to the 2nd ?in the musical instruments used in a Buddhist or Taoist mass 104.The 2nd ?the reference clock and the 2nd control voltage of 90 ° of phase shifts will importing of musical instruments used in a Buddhist or Taoist mass 104 multiply each other.Through on the reference clock of 90 ° of phase shifts, multiply by the amplitude that the 1st control voltage changes the reference clock of 90 ° of phase shifts.The 2nd ?the signal of musical instruments used in a Buddhist or Taoist mass 104 after will multiplying each other output to totalizer 105.
The signal waveform 1004 of Fig. 2 show from the 2nd ?the signal waveform of signal of musical instruments used in a Buddhist or Taoist mass 104 outputs.The phase place that can know signal waveform 1004 is identical with the signal waveform 1002 of the signal of exporting from phase shifter 102, but amplitude is different.The amplitude of the amplitude ratio signal waveform 1002 of signal waveform 1004 is little among Fig. 2.
Totalizer 105 will from the 1st ?musical instruments used in a Buddhist or Taoist mass 103 output signal with from the 2nd ?the signal plus of musical instruments used in a Buddhist or Taoist mass 104 outputs.Totalizer 105 outputs to low-pass filter 106 with added signal.The signal waveform 1005 of Fig. 2 shows from the signal waveform of the signal of totalizer 105 outputs.Can know the signal waveform that signal waveform 1005 obtains for signal waveform 1003 and signal waveform 1005 additions.
Low-pass filter 106 can be the wave filter of the high-frequency fluctuation of removing clock frequency.Thus, the frequency of intercepting reaches more than several GHz.Low-pass filter will be removed and export from the high fdrequency component of the signal of totalizer 105 input.The signal waveform 1006 of Fig. 2 shows from the signal waveform of the signal of low-pass filter 106 outputs.Can know that signal waveform 1006 is for removing the waveform that obtains from the high fdrequency component of the signal waveform 1005 of the signal of totalizer 105 outputs.
Waveform shown in the dotted line is the phase place of reference clock, and observation signal waveform 1006 can know, its than the phase delay of reference clock 30 ° of phase places.What, with angle phase shift can change for this reference clock through the 1st control voltage that changes input in the 1st ?musical instruments used in a Buddhist or Taoist mass the 103, the 2nd ?musical instruments used in a Buddhist or Taoist mass 104, the value of the 2nd control voltage.
Fig. 3 shows the 1st control voltage and the 2nd control voltage and by the relation of the angle of phase shift.The 1st control voltage (I side) as the x direction of principal axis, is controlled voltage (Q side) as the y direction of principal axis with the 2nd.Be that the 2nd control voltage obtains for the reference clock with 90 ° of phase shifts multiplies each other with the 2nd control voltage as the axial reason of y here.
Through the point confirmed by the value of the value of the 1st control voltage and the 2nd control voltage and the straight line of initial point (0,0) and the angle of x axle is the angle of phase shift.Promptly this angle is the output phase from phase shifter 101.The angle of the value decision phase shift of corresponding the 1st control voltage and the 2nd control voltage.Like this through changing the value of the 1st control voltage, the 2nd control voltage, angle phase shift arbitrarily.And, can carry out phase shift by 360 ° of full-shapes.
In the prior art, be to carry out phase transition therefore through multistage delay buffer storage, ground unrest worsens, and randomized jitter increases.Thus, the linearity error of time delay becomes big.In addition; Multiplexer is selected some slow signal and the output through each inhibit signal of multistage delay buffer storage delay; Length according to the path of passing through by the inhibit signal of multiplexer selection; It is big that DNL (Differential Nonlinearity) becomes, and follows the increase of retardation and worsen, and it is big that the linearity error of time delay becomes.
To this; Phase shifter 101 according to the 1st embodiment; To hope that conversion clock inputs to phase shifter 102; Make two signals that intersect vertically,, can convert phase place arbitrarily continuously into because synthesize change the amplitude of each signal according to the value of the 1st control voltage and the 2nd control voltage after.And, can on the conversion amount is whole phase place of 360 °, change.And the linearity of the 1st control voltage and the 2nd control voltage is compared and can be improved simply with the linearity of time delay, therefore, can reduce linearity error.
The 2nd embodiment
Fig. 4 shows the formation synoptic diagram of the proving installation 110 of the 2nd embodiment.In addition, to having given identical symbol with the same component part of the 1st embodiment.Proving installation 110 comprises: reference clock source 107, level comparator 111, regeneration time clock generative circuit 112, data obtain portion 113, comparer 114, reach detection unit 115.
The reference clock that reference clock source 107 produces is used to equipment to be tested, is the control of the action of DUT150.It is the reference clock that reference clock source 107 produces the action of control DUT150.DUT150 moves and exports output data according to the reference clock that reference clock source 107 produces.
Level comparator 111 will compare with predetermined comparative voltage from the output data of DUT150 output, generates the output data of 2 systems.The phase comparator 121 and the data of the regeneration time clock generative circuit 112 that level comparator 111 is stated after the output data that generates is outputed to obtain portion 113.
The reference clock generated frequency that regeneration time clock generative circuit 112 produces according to reference clock source 107 and the reference frequency of reference clock are about equally and the phase place of phase place and output data regeneration time clock about equally.Regeneration time clock generative circuit 112 outputs to data with the regeneration time clock that generates and obtains portion 113.
Data obtain portion 113 and are sending based on the indicated timing of the gating signal of regeneration time clock, obtain the output valve of the output data of DUT150.Data obtain portion 113 output valve that obtains are outputed to comparer 114.Data obtain portion 113 and can be timing comparator.
Can be the signal of the phase delay that makes regeneration time clock based on the gating signal of this regeneration time clock, also can be regeneration time clock itself.With the signal of the phase delay that makes regeneration time clock during as gating signal, to obtain in the portion 113 in data delay circuit is set, this delay circuit can generate gating signal by regeneration time clock; Perhaps, can obtain between portion 113 and the regeneration time clock generative circuit 112 in data delay circuit is set, this delay circuit is generated gating signal and outputed to data by regeneration time clock obtains portion 113.
114 pairs of comparers are obtained portion 113 output valve that sends and the expectation value of being scheduled to from data and are compared, and misdata or qualified data are outputed to detection unit 115.Detection unit 115 is judged the quality of DUT150 according to the comparative result of comparer 114.And comparer 114 can be obtained expectation value from the outside, and expectation value that obtains and output valve are compared.
Describe in the face of regeneration time clock generative circuit 112 down.Regeneration time clock generative circuit 112 comprises: phase shifter 101, phase comparator 121 and control signal generation portion 122.The 2nd embodiment will be called regeneration time clock from the signal of phase shifter 101 outputs, and promptly phase shifter 101 generates regeneration time clock.
Input to the phase comparator 121 from the output data of level comparator 111 outputs and the regeneration time clock of exporting from phase shifter 101.The output data of 121 pairs of inputs of phase comparator and the phase place of regeneration time clock compare.Then, phase comparator 121 outputs to control signal generation portion 122 with the deviation of phase place as comparative result.
Control signal generation portion 122 produces according to the comparative result from phase comparator 121 outputs and makes the phase place of regeneration time clock and the phase locked control signal of output data.Control signal generation portion 122 outputs to phase shifter 101 with the control signal that produces.Control signal generation portion 122 produces the 1st control voltage and the 2nd control voltage according to control signal.Control signal generation portion 122 with the 1st control voltage output to phase shifter 101 the 1st ?musical instruments used in a Buddhist or Taoist mass 103, with the 2nd control voltage output to phase shifter 101 the 2nd ?musical instruments used in a Buddhist or Taoist mass 104.
Phase shifter 101 is according to from the control signal of control signal generation portion 122 outputs the phase place of reference clock being carried out continuous phase shift and regeneration regeneration time clock.Particularly, the 1st of phase shifter 101 the ?the 1st control voltage and the reference clock that will export of musical instruments used in a Buddhist or Taoist mass 103 multiply each other and output to totalizer 105.And, the 2nd ?the 2nd control voltage and the phase place that will import of musical instruments used in a Buddhist or Taoist mass 104 multiplied each other by the reference clock of 90 ° of phase shifts and output to totalizer 105.
Totalizer 105 is with the signal plus of importing and output to low-pass filter 106.Low-pass filter 106 is clipped high fdrequency component and output.Obtain portion 113, phase comparator 121 from the signal of these low-pass filter 106 outputs as regeneration time clock input data.
Fig. 5 shows the synoptic diagram that concerns of the 1st control voltage and the 2nd control voltage and following range.The 1st control voltage (I side) as the x direction of principal axis, is controlled voltage (Q side) as the y direction of principal axis with the 2nd.Here, be because the reference clock of the 2nd control voltage and 90 ° of phase shifts multiplies each other as the axial reason of y with the 2nd control voltage.Angle by the 1st control voltage and the 2nd control voltage decision is the angle of phase shift, becomes from the output phase of phase shifter 101.Can know that from Fig. 5 through changing the value of the 1st control voltage, the 2nd control voltage, can not make continuity point and make phase place continuous, following range can be infinity.
As stated, the output data of 121 couples of DUT150 of phase comparator is carried out bit comparison mutually with regeneration time clock.Control signal generation portion 122 is according to this comparative result so that the phase locked mode of the phase place of output data and regeneration time clock, produce the 1st control voltage and the 2nd control voltage and output to respectively the 1st ?musical instruments used in a Buddhist or Taoist mass the 103, the 2nd ?musical instruments used in a Buddhist or Taoist mass 104.Thus, but phase shifter 101 precision generate the phase locked regeneration time clock of phase place and output data well, can make regeneration time clock, gating signal follow the timing change of the output data of DUT150.And, can correctly test equipment to be tested.
In addition, the phase delay of IQ modulator is tens of ps levels, in clock recovery, has used the IQ modulator, so can reduce the loop time-delay.In addition,, can use the intercepting frequency,, can reduce the loop time-delay so phase delay is tens of ps for the low-pass filter more than the number GHz through using the IQ modulator.In addition, the timing edge that data obtain in the portion 113 diminishes, and can reduce the deterioration of tolerance.In addition, through using the IQ modulator, can make following range infinitely great.So, can improve the test performance of proving installation.
Above-mentioned the 2nd embodiment also deformable is following mode.
(1) above-mentioned is the reference clock input phase shifter 101 that 1 reference clock source 107 is produced; Or use this reference clock to control the action of DUT150; Beyond the clock source of the reference clock that also can in producing phase shifter, import, the reference clock source of the reference clock of the action that produces control DUT150 is set separately.
(2) in the above-mentioned variation (1), the frequency of the reference clock of input also can be different with the frequency of reference clock of the action of control DUT150 in the phase shifter 101.In the phase shifter 101 input reference clock frequency also can with control DUT150 action reference clock frequency about equally.
(3) also can frequency divider be set in the back of low-pass filter 106.Fig. 6 is for showing the synoptic diagram that frequency divider is arranged on the proving installation 110 in the phase shifter 101.At this moment, the signal that frequency divider 130 is exported is called regeneration time clock, and frequency divider 130 outputs to data with regeneration time clock and obtains portion 113 and phase comparator 121.
In addition, also can frequency divider 130 be arranged on the outside of regeneration time clock generative circuit 112.At this moment, regeneration time clock generative circuit 112 outputs to phase comparator 121 and frequency divider 130 with regeneration time clock, and the regeneration time clock of frequency divider after with frequency division outputs to data and obtain portion 113.
Thus, the frequency of reference clock of the frequency of the reference clock of input and the action of control DUT150 in the phase shifter 101 can be different because of the difference of the frequency division multiplying power of frequency divider 130.For example, when utilizing frequency divider 130 that frequency is become 1/N times, the 1/N that can the frequency of reference clock of the action of control DUT be become the frequency of the reference clock of input in the phase shifter 101 doubly, in addition, N can be natural number.
More than use embodiment of the present invention to be illustrated, but technical scope of the present invention is not limited to the scope of above-mentioned embodiment record.Those skilled in the art can know, can implement numerous variations or improvement to above-mentioned embodiment.The record that accessory rights requires can know that this mode of having implemented change or improvement is also contained in the technical scope of the present invention.

Claims (15)

  1. One kind the test equipment to be tested proving installation, it is characterized in that comprising:
    The reference clock source produces the reference clock of the action of the said equipment to be tested of control;
    The regeneration time clock generative circuit, it generates the phase place regeneration time clock about equally of the output data of phase place and said equipment output to be tested;
    Data obtain portion, and it is so that indicated timing obtains the output valve of said output data based on the gating signal of said regeneration time clock;
    Comparer, it compares with preset expectation value the said output valve that the said data portion of obtaining;
    Detection unit, its comparative result according to said comparer is judged the quality of said equipment to be tested;
    Said regeneration time clock generative circuit has:
    The phase comparator that the phase place of the phase place of the said output data of said equipment to be tested output and said regeneration time clock is compared;
    The phase place of said reference clock is carried out the phase shifter of continuous phase shift according to the output of said phase comparator.
  2. 2. according to the proving installation of claim 1 record, it is characterized in that:
    Also comprise output, produce the control signal generation portion of the phase locked control signal of the phase place make said regeneration time clock and said output data according to said phase comparator;
    Said control signal generation portion produces the 1st control voltage and the 2nd control voltage according to said control signal;
    Said phase shifter comprises:
    With the phase place of the said reference clock phase shifter of angle phase shift according to the rules only;
    With said reference clock and said the 1st control voltage multiply each other the 1st ?musical instruments used in a Buddhist or Taoist mass;
    With the output of said phase shifter and said the 2nd control voltage multiply each other the 2nd ?musical instruments used in a Buddhist or Taoist mass;
    With the said the 1st ?musical instruments used in a Buddhist or Taoist mass and the said the 2nd ?the addition portion that respectively exports addition of musical instruments used in a Buddhist or Taoist mass.
  3. 3. according to the proving installation of claim 2 record, it is characterized in that: said phase shifter is with the phase place phase shift of said reference clock 90 degree roughly.
  4. 4. according to the proving installation of claim 2 or 3 records, it is characterized in that: said phase shifter also comprises the low-pass filter of the high fdrequency component that comprises in the output of removing said addition portion.
  5. 5. according to the proving installation of each record of claim 2～4, it is characterized in that: said phase shifter also comprises the frequency divider that the output of said addition portion is carried out frequency division.
  6. 6. according to the proving installation of each record of claim 2～4, it is characterized in that:
    Also comprise carry out the frequency divider of frequency division from the said regeneration time clock of said regeneration time clock generative circuit;
    Said data obtain portion's basis is obtained said output data by the indicated timing of said gating signal of the said regeneration time clock of said frequency divider frequency division output valve.
  7. One kind the test equipment to be tested method of testing, it is characterized in that comprising:
    The reference clock generation step, it has reference frequency, produces the reference clock of the action of the said equipment to be tested of control;
    Regeneration time clock generates step, and it generates the phase place regeneration time clock about equally of the output data of phase place and said equipment output to be tested;
    Data obtain step, and it is so that indicated timing obtains the output valve of said output data based on the gating signal of said regeneration time clock;
    Comparison step, said output valve that obtains and the expectation value of presetting compare to obtain step in said data for it;
    Determination step, its comparative result according to said comparison step is judged the quality of said equipment to be tested;
    Said regeneration time clock generates step to have:
    The phase place comparison step, it is to the phase place of the said output data of said equipment output to be tested
    Compare with the phase place of said regeneration time clock;
    The phase transition step, it is according to the output of said phase place comparison step during with said benchmark
    The phase place of clock is carried out continuous phase shift.
  8. 8. according to the method for testing of claim 7 record, it is characterized in that:
    Also comprise the control signal generation step, its output according to said phase place comparison step produces and makes the phase place of said regeneration time clock and the phase locked control signal of said output data;
    Said control signal generation step, it produces the 1st control voltage and the 2nd control voltage according to said control signal;
    Said phase transition step comprises:
    With the phase place of the said reference clock phase shift step of angle phase shift according to the rules only;
    Said reference clock and the said the 1st is controlled the 1st multiplication step that voltage multiplies each other;
    The 2nd multiplication step that voltage multiplies each other is controlled in the output and the said the 2nd of said phase shift step;
    The addition step of respectively exporting addition with said the 1st multiplication step and said the 2nd multiplication step.
  9. 9. the method for testing of putting down in writing according to Claim 8 is characterized in that: in the said phase shift step phase place of said reference clock is carried out roughly 90 degree phase shifts.
  10. According to Claim 8 or 9 the record method of testing, it is characterized in that: said phase transition step also comprises the LPF step of the high fdrequency component that comprises in the output of removing said addition step.
  11. 11. the method for testing of each record according to Claim 8～10, it is characterized in that: said phase transition step also comprises carry out the frequency division step of frequency division from the output of said addition step.
  12. 12. the method for testing of each record according to Claim 8～10 is characterized in that:
    Also comprise the frequency division step of the said regeneration time clock that generates step from said regeneration time clock being carried out frequency division;
    Said data obtain in the step, are obtained the output valve of said output data by the indicated timing of the said gating signal of the said regeneration time clock of frequency division according to said frequency division step.
  13. 13. a phase shifter is characterized in that comprising:
    The input AC input signal is with the said phase of input signals phase shift portion of angle phase shift according to the rules only;
    Import said input signal and the 1st control voltage, said input signal and the said the 1st is controlled the 1st multiplier that voltage multiplies each other;
    Import the output signal and the 2nd control voltage of said phase shift portion, the 2nd multiplier that the said output signal and said the 2nd control voltage of said phase shift portion is multiplied each other;
    That imports said the 1st multiplier and said the 2nd multiplier respectively exports signal, with the said addition portion that respectively exports signal plus;
    Through said the 1st control voltage and said the 2nd control voltage said phase of input signals is carried out continuous phase shift.
  14. 14. the phase shifter according to claim 13 record is characterized in that: said phase shift portion carries out roughly 90 degree phase shifts to said phase of input signals.
  15. 15. the phase shifter according to the record of claim 13 or claim 14 is characterized in that: the low-pass filter that also comprises the high fdrequency component that comprises in the output of removing said addition portion.
CN200980124402XA 2008-07-09 2009-07-09 Testing device, testing method, and phase shifter Pending CN102317803A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2008-179165 2008-07-09
JP2008179165 2008-07-09
PCT/JP2009/003209 WO2010004754A1 (en) 2008-07-09 2009-07-09 Testing device, testing method, and phase shifter

Publications (1)

Publication Number Publication Date
CN102317803A true CN102317803A (en) 2012-01-11

Family

ID=41506878

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200980124402XA Pending CN102317803A (en) 2008-07-09 2009-07-09 Testing device, testing method, and phase shifter

Country Status (4)

Country Link
US (1) US20110128044A1 (en)
JP (1) JP5337157B2 (en)
CN (1) CN102317803A (en)
WO (1) WO2010004754A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106160883A (en) * 2015-03-27 2016-11-23 江苏艾科半导体有限公司 A kind of RF transceiver Auto-Test System
CN109215729A (en) * 2017-06-30 2019-01-15 台湾积体电路制造股份有限公司 The test and manufacturing method of the test device of memory device and relevant memory device
CN113253008A (en) * 2020-02-13 2021-08-13 普适福了有限公司 Method for testing a device under test and apparatus using the same

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010004755A1 (en) * 2008-07-09 2010-01-14 株式会社アドバンテスト Testing device and testing method
US9338041B1 (en) * 2015-07-24 2016-05-10 Tm Ip Holdings, Llc Extracting carrier signals from modulated signals
US10551437B2 (en) * 2017-07-20 2020-02-04 Semiconductor Components Industries, Llc Error rate meter included in a semiconductor die
US11102596B2 (en) * 2019-11-19 2021-08-24 Roku, Inc. In-sync digital waveform comparison to determine pass/fail results of a device under test (DUT)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59190709A (en) * 1983-04-13 1984-10-29 Toshiba Corp Variable phase shifter
US4607229A (en) * 1983-12-21 1986-08-19 Kabushiki Kaisha Toshiba Phase shifter
JP2006254005A (en) * 2005-03-10 2006-09-21 Yokogawa Electric Corp 90° phase difference generating circuit, frequency synthesizer, orthogonal modulation circuit, and orthogonal demodulation circuit
CN1934455A (en) * 2004-03-26 2007-03-21 爱德万测试株式会社 Test device and test method
WO2007116695A1 (en) * 2006-03-31 2007-10-18 Anritsu Corporation Data signal generating apparatus

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59190709A (en) * 1983-04-13 1984-10-29 Toshiba Corp Variable phase shifter
US4607229A (en) * 1983-12-21 1986-08-19 Kabushiki Kaisha Toshiba Phase shifter
CN1934455A (en) * 2004-03-26 2007-03-21 爱德万测试株式会社 Test device and test method
JP2006254005A (en) * 2005-03-10 2006-09-21 Yokogawa Electric Corp 90° phase difference generating circuit, frequency synthesizer, orthogonal modulation circuit, and orthogonal demodulation circuit
WO2007116695A1 (en) * 2006-03-31 2007-10-18 Anritsu Corporation Data signal generating apparatus

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106160883A (en) * 2015-03-27 2016-11-23 江苏艾科半导体有限公司 A kind of RF transceiver Auto-Test System
CN109215729A (en) * 2017-06-30 2019-01-15 台湾积体电路制造股份有限公司 The test and manufacturing method of the test device of memory device and relevant memory device
CN109215729B (en) * 2017-06-30 2020-12-22 台湾积体电路制造股份有限公司 Test apparatus for memory device and related test and manufacturing method for memory device
CN113253008A (en) * 2020-02-13 2021-08-13 普适福了有限公司 Method for testing a device under test and apparatus using the same
CN113253008B (en) * 2020-02-13 2024-05-31 普适福了有限公司 Method for testing device under test and apparatus using the same

Also Published As

Publication number Publication date
JPWO2010004754A1 (en) 2011-12-22
JP5337157B2 (en) 2013-11-06
WO2010004754A1 (en) 2010-01-14
US20110128044A1 (en) 2011-06-02

Similar Documents

Publication Publication Date Title
CN102317803A (en) Testing device, testing method, and phase shifter
US8892617B2 (en) Jitter generator for generating jittered clock signal
JPWO2008114509A1 (en) CLOCK DATA RECOVERY CIRCUIT, METHOD, AND TEST DEVICE USING THEM
US20070019711A1 (en) Spread spectrum clock generator having an adjustable delay line
JPWO2007099917A1 (en) Measuring apparatus, measuring method, test apparatus, test method, and electronic device
JPWO2009075091A1 (en) Test apparatus, test method, measurement apparatus, and measurement method
CN111404552A (en) Real-time jitter impairment insertion for signal sources
US8155174B2 (en) Hardware and method to test phase linearity of phase synthesizer
CN114070271B (en) Clock jitter generating device and method based on phase interpolation
US8068538B2 (en) Jitter measuring apparatus, jitter measuring method and test apparatus
JP6972660B2 (en) Idle tone disperser and frequency ratio measuring device
JP2005318630A (en) Method for phase-shifting bits in digital signal pattern
JP2008160831A (en) Signal generation circuit, jitter injection circuit, semiconductor chip, and test apparatus
CN112290934B (en) Controllable jitter clock generating device based on Bias-Tee signal synthesis
US7834639B2 (en) Jitter injection circuit, pattern generator, test apparatus, and electronic device
JP4416273B2 (en) Semiconductor test equipment
JP5208211B2 (en) Test apparatus and test method
CN102468847B (en) The output intent of square wave and device
JP3474308B2 (en) Jitter measurement device
JP2018189410A (en) Jitter measurement circuit
CN101882921B (en) Method for testing loop bandwidth of digital loop wave filter through one key
RU2808222C1 (en) Arbitrary waveform generator
US8767876B2 (en) Filter offset compensation
CN116991198B (en) Waveform generator, multi-signal channel delay correction method and medium
JP2008118338A (en) Device for generating jitters

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20120111