CN116991198B - Waveform generator, multi-signal channel delay correction method and medium - Google Patents

Waveform generator, multi-signal channel delay correction method and medium Download PDF

Info

Publication number
CN116991198B
CN116991198B CN202311268708.0A CN202311268708A CN116991198B CN 116991198 B CN116991198 B CN 116991198B CN 202311268708 A CN202311268708 A CN 202311268708A CN 116991198 B CN116991198 B CN 116991198B
Authority
CN
China
Prior art keywords
signals
waveform
analog
paths
correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202311268708.0A
Other languages
Chinese (zh)
Other versions
CN116991198A (en
Inventor
张传民
苏强
徐剑南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Siglent Technologies Co Ltd
Original Assignee
Shenzhen Siglent Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Siglent Technologies Co Ltd filed Critical Shenzhen Siglent Technologies Co Ltd
Priority to CN202311268708.0A priority Critical patent/CN116991198B/en
Publication of CN116991198A publication Critical patent/CN116991198A/en
Application granted granted Critical
Publication of CN116991198B publication Critical patent/CN116991198B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02Digital function generators
    • G06F1/022Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/017545Coupling arrangements; Impedance matching circuits
    • H03K19/017572Coupling arrangements; Impedance matching circuits using opto-electronic devices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/14Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using opto-electronic devices, i.e. light-emitting and photoelectric devices electrically- or optically-coupled

Abstract

A waveform generator, a multi-signal channel delay correction method and a medium, wherein the waveform generator comprises: at least two waveform generation channels; at least two output channels; a switching unit; an analog-to-digital conversion unit; the processing unit is used for: generating two paths of same digital correction waveform signals; and adjusting the time delay of one digital correction waveform signal for a plurality of times, and after each adjustment: the added two paths of analog correction waveform signals are subjected to down-conversion and converted into correction waveform sampling signals; acquiring signal amplitude values of all correction waveform sampling signals, and acquiring the maximum signal amplitude value of the correction waveform sampling signals and the corresponding adjusted target time delay based on all the signal amplitude values and the corresponding adjusted time delay; and carrying out delay correction on one path of digital correction waveform signals so as to synchronize the time delays of the two paths of analog correction waveform signals. The delay correction can be realized based on the waveform generator, so that the cost of synchronous calibration is low.

Description

Waveform generator, multi-signal channel delay correction method and medium
Technical Field
The application relates to the technical field of signal transmission, in particular to a waveform generator, a multi-signal channel delay correction method and a medium.
Background
A waveform generator is an electronic test device for generating a waveform-like function signal, which is an important source of signal. The waveform generator has the modulation function and can carry out additional functions such as amplitude modulation, frequency modulation and the like on the output signals, so that the waveform generator is widely applied to the fields of circuit teaching, development design, electronic product detection and the like.
In some application scenarios, a user requires signals output by multiple output channels of the waveform generator and keeping a certain phase relationship, that is, multiple signals need to be synchronized, and with the continuous development of technology, the requirement on multi-channel synchronization of the waveform generator is also higher and higher.
In the current scheme, synchronous calibration of multiple channels on a waveform generator mainly depends on a signal acquisition instrument with high bandwidth and high sampling rate, so that the cost of synchronous calibration is relatively high, manual measurement is mainly relied on, and the calibration efficiency is low. Therefore, new technical solutions are also needed.
Disclosure of Invention
The technical problem that this application mainly solves is synchronous calibration's with high costs.
According to a first aspect, there is provided in one embodiment a waveform generator comprising:
at least two wave generation channels, each wave generation channel is used for converting digital wave signals received by the input end of the wave generation channel into analog wave signals;
at least two output channels, the output channels are used for outputting at least part of the analog waveform signals received by the input ends of the output channels to external equipment;
a switching unit, configured to output at least part of the two analog waveform signals to the two output channels, and/or add at least part of the two analog waveform signals;
the analog-to-digital conversion unit is used for carrying out down-conversion processing on the added two paths of analog waveform signals and converting the down-converted signals into waveform sampling signals;
a processing unit for:
generating two paths of same digital correction waveform signals;
and adjusting the time delay of one digital correction waveform signal for a plurality of times, and after each adjustment: respectively outputting two paths of digital correction waveform signals to two paths of waveform generation channels, wherein the two paths of waveform generation channels respectively convert the digital correction waveform signals into analog correction waveform signals; the switching unit is controlled to add at least part of the two paths of analog correction waveform signals, the analog-to-digital conversion unit performs down-conversion processing on the two paths of added analog correction waveform signals, and the down-converted signals are converted into correction waveform sampling signals;
acquiring signal amplitude values of the correction waveform sampling signals, and acquiring maximum signal amplitude values of the correction waveform sampling signals and corresponding adjusted target time delays based on the signal amplitude values and corresponding adjusted time delays;
and carrying out delay correction on one path of digital correction waveform signals based on the target time delay, so that the time delays of the two paths of analog correction waveform signals are synchronous.
In some embodiments, the switching unit includes:
the switching module is used for respectively outputting two paths of analog waveform signals to the two paths of output channels or adding the two paths of analog waveform signals;
and the isolation module is used for respectively carrying out isolation processing on the two paths of analog correction waveform signals before the switching unit adds the two paths of analog correction waveform signals.
In some embodiments, the switching unit includes:
the isolation module is used for respectively isolating and outputting the first parts of the two paths of analog waveform signals and the second parts of the two paths of analog waveform signals and outputting the second parts of the two paths of analog waveform signals to the two paths of output channels;
and the switching module is used for adding the first parts of the two paths of the analog waveform signals after isolation.
In some embodiments, the analog-to-digital conversion unit comprises:
the down-conversion unit is used for mixing the added two paths of analog waveform signals with the local oscillation signals, and filtering the mixed signals to obtain down-converted detection signals;
and the analog-to-digital converter is used for converting the detection signal into the waveform sampling signal.
In some embodiments, the down-conversion unit includes:
a local oscillator for generating the local oscillator signal;
the mixer is used for mixing the added two paths of analog waveform signals with the local oscillation signals;
and the filter is used for filtering the mixed signals to obtain the detection signals.
In some embodiments, the processing unit comprises:
a processor for outputting at least the two identical digital correction waveform signals;
and the phase-shifting filter is used for filtering one path of the digital correction waveform signals so as to carry out time delay adjustment and/or delay correction on one path of the digital correction waveform signals.
In some embodiments, the obtaining the maximum signal amplitude of the correction waveform sampling signal and the corresponding adjusted target delay based on each signal amplitude and corresponding each adjusted delay includes:
fitting the signal amplitude values and the corresponding adjusted time delays to obtain fitting results;
and obtaining the maximum signal amplitude of the correction waveform sampling signal and the target time delay correspondingly adjusted based on the fitting result.
In some embodiments, the waveform generation channel includes a digital-to-analog converter for converting the digital waveform signal to the analog waveform signal; the delay correction of the one path of the digital correction waveform signal includes:
dividing the target time delay into integer time delay and fraction time delay of the sampling period based on the sampling period of the digital-to-analog converter;
based on the fractional time delay, the phase-shifting filter is used for carrying out delay correction on one path of digital correction waveform signals; and based on the integral multiple time delay, the processor is used for carrying out delay correction on one path of the digital correction waveform signals.
According to a second aspect, in one embodiment, a method for correcting delay of multiple signal channels is provided, and the method is applied to two signal channels, where the signal channels can adjust delay of signals output by the signal channels, and includes:
when the two paths of signal channels respectively output the same analog correction waveform signals, and one path of signal channel adjusts the time delay of the analog correction waveform signals for a plurality of times, adding at least part of the two paths of analog correction waveform signals after each adjustment, performing down-conversion processing, and performing analog-to-digital conversion on the down-converted signals to obtain correction waveform sampling signals;
acquiring signal amplitude values of the correction waveform sampling signals, and acquiring maximum signal amplitude values of the correction waveform sampling signals and corresponding adjusted target time delays based on the signal amplitude values and corresponding adjusted time delays;
the target time delay is used for carrying out delay correction on the analog correction waveform signals by one path of the signal channels so as to enable the time delays of the two paths of the analog correction waveform signals to be synchronous.
According to a third aspect, an embodiment provides a computer readable storage medium having stored thereon a program executable by a processor to implement the method according to the second aspect.
According to the waveform generator of the embodiment, the target time delay can be obtained based on the amplitude values of the signals and the corresponding adjusted time delays, so that the phase measurement of the signals is not required by using an external signal acquisition instrument, the high-precision measurement of the signals output by the waveform generation channel is not required, the delay correction can be realized directly based on the waveform generator, and the cost of synchronous calibration is low.
Drawings
FIG. 1 is a schematic diagram of a waveform generator according to an embodiment;
FIG. 2 is a schematic diagram of a waveform generator according to another embodiment;
FIG. 3 is a schematic diagram illustrating a structure of an analog-to-digital conversion unit according to an embodiment;
FIG. 4 is a diagram showing the relationship between the effective value Urms and the phase error value for one embodiment;
fig. 5 is a flowchart of a multi-signal channel delay correction method according to an embodiment.
Detailed Description
The present application is described in further detail below with reference to the accompanying drawings by way of specific embodiments. Wherein like elements in different embodiments are numbered alike in association. In the following embodiments, numerous specific details are set forth in order to provide a better understanding of the present application. However, one skilled in the art will readily recognize that some of the features may be omitted, or replaced by other elements, materials, or methods in different situations. In some instances, some operations associated with the present application have not been shown or described in the specification to avoid obscuring the core portions of the present application, and may not be necessary for a person skilled in the art to describe in detail the relevant operations based on the description herein and the general knowledge of one skilled in the art.
Furthermore, the described features, operations, or characteristics of the description may be combined in any suitable manner in various embodiments. Also, various steps or acts in the method descriptions may be interchanged or modified in a manner apparent to those of ordinary skill in the art. Thus, the various orders in the description and drawings are for clarity of description of only certain embodiments, and are not meant to be required orders unless otherwise indicated.
The numbering of the components itself, e.g. "first", "second", etc., is used herein merely to distinguish between the described objects and does not have any sequential or technical meaning. The terms "coupled" and "connected," as used herein, are intended to encompass both direct and indirect coupling (coupling), unless otherwise indicated.
In the current scheme, because the signal is required to be measured by an external signal acquisition instrument, the signal synchronization of multiple channels is realized based on the measured result, and in the signal measurement process, the signal synchronization method not only depends on high-performance equipment, such as a high-bandwidth and high-sampling-rate signal acquisition instrument. Meanwhile, a signal acquisition instrument is required to be manually operated to realize signal measurement, so that the efficiency of synchronous calibration is low, and the cost of synchronous calibration is high due to high-performance equipment.
In some embodiments of the present application, when delay correction is performed on two waveform generation channels, the two waveform generation channels output the same signal, and then after each time delay of one signal is adjusted, the two signals are added, and signal amplitudes of the added signals are obtained. And obtaining the maximum signal amplitude of the added signal and the corresponding adjusted target time delay based on the signal amplitudes and the corresponding adjusted time delays. When the added signals reach the maximum signal amplitude, the target time delay which is adjusted correspondingly can synchronize the signals output by the two paths of waveform generation channels, so that after one path of signals is subjected to delay correction based on the target time delay, the time delay generated by the waveform generation channels can be corrected, and the time delays of the two paths of signals are synchronized. The target time delay can be obtained based on the amplitude values of the signals and the corresponding adjusted time delays, so that the phase measurement of the signals is not required by using an external signal acquisition instrument, the high-precision measurement of the signals output by the waveform generation channel is not required, the delay correction can be realized directly based on the waveform generator, the synchronous calibration efficiency is high, and the cost is low.
In some embodiments, a waveform generator is provided, which is used for outputting any waveform according to the needs of a user, for example, outputting a sine wave, a square wave and other functional signals, and can correct any two paths of output signals so as to enable the any two paths of output signals to be synchronously output. Referring to fig. 1, the waveform generator includes at least two waveform generating channels 10, at least two output channels 20, a switching unit 30, an analog-to-digital conversion unit 40 and a processing unit 50, and the waveform generator is described in detail below.
Each waveform generation channel 10 is used for converting a digital waveform signal received at an input terminal thereof into an analog waveform signal. In some embodiments, the waveform generation channel 10 receives the digital sequence output from the processing unit 50 through its input, then digital-to-analog converts the digital sequence, and outputs a corresponding waveform signal through its output. In some embodiments, waveform generation channel 10 generally includes a digital-to-analog converter (DAC) and a low pass filter. The digital-to-analog converter is used for carrying out digital-to-analog conversion on the digital waveform signals, and the low-pass filter is used for carrying out filtering processing on the signals after digital-to-analog conversion so as to obtain analog waveform signals.
Each output channel 20 may be connected to the outside, so that the output channel 20 is used to output the analog waveform signal received at its input to the external device. In the present embodiment, the output channels 20 correspond in number to the waveform generation channels 10 for outputting signals output by the corresponding waveform generation channels 10 to an external device.
The switching unit 30 is configured to output at least part of any two analog waveform signals to the two output channels 20, respectively, and/or add at least part of any two analog waveform signals. In this embodiment, the switching unit 30 is configured to be connected to at least two waveform generation channels 10, so that signals output by at least two waveform generation channels 10 can be switched to the output channels 20 respectively, or signals output by any two waveform generation channels 10 in the at least two waveform generation channels 10 can be added.
Referring back to fig. 1, in some embodiments, the switching unit 30 includes a switching module. The switching module includes at least two sets of switching devices 34 corresponding to the waveform generation channels 10, and one set of switching devices 34 is used for switching the output of one waveform generation channel 10. In some embodiments, a first terminal of the switching device 34 is connected to the waveform generation channel 10 for receiving the analog waveform signal, a second terminal of the switching device 34 is connected to the output channel 20 for outputting the analog waveform signal to an external device, and a third terminal of the switching device 34 is connected to a third terminal of another switching device 34, so that the two analog waveform signals can be added. The switching device 34 may have its first terminal connected to its second terminal or third terminal under the control of the processing unit 50, thereby achieving output switching of the waveform generation channel 10. In this embodiment, the switching device 34 may be implemented as a single pole double throw switch or a switching transistor. In some embodiments, the switching unit 30 may further include an isolation module, where the isolation module is configured to isolate the two analog correction waveform signals before the switching unit 30 adds the two analog correction waveform signals. In this embodiment, since two analog correction waveform signals need to be added, in order to avoid mutual interference between the two signals, the two signals are separately isolated before being added. In some embodiments, the isolation module may include multiple sets of isolation devices 32, where each set of isolation devices 32 is configured to isolate an analog waveform signal, and a first end of the isolation device is connected to a third end of the switching device 34, and a second end of the isolation device is connected to a second end of another isolation device 32, for example, where the isolation device 32 may be implemented using a photocoupler.
Referring to fig. 2, in some embodiments, the switching unit 30 includes an isolation module and a switching module. The isolation module is configured to isolate and output a first portion of the two analog waveform signals, and isolate and output a second portion of the two analog waveform signals, which may be all or part of the analog waveform signals, to the two output channels 20, respectively. In some embodiments, the isolation module includes at least two sets of isolation devices 32 corresponding to the waveform generation channel 10, with one set of isolation devices 32 being used to isolate the output signal of one waveform generation channel 10. The first end of the isolation device 32 is connected to the waveform generation channel 10 for receiving the analog waveform signal, the second end of the isolation device 32 is connected to the output channel 20 for isolating the second portion of the analog waveform signal and outputting the isolated portion to the external device through the output channel 20, and the third end of the isolation device 32 is connected to the switching module for isolating the first portion of the analog waveform signal and outputting the isolated portion to the switching module. The switching module is used for adding the first parts of the two analog waveform signals, or the switching module can be used for switching the first parts of the two analog waveform signals to the ground respectively. In this embodiment, the isolation module performs power division and isolation processing on the analog waveform signals, and then the switching module adds at least part of the two analog corrected waveform signals to avoid mutual interference between the two signals. And one of the signals after the power is divided into at least two paths can be used for outputting to the output channel 20, and the other signal can be used for subsequent delay correction so as to realize real-time correction on the analog waveform signal. In some embodiments, the switching module may be implemented with one or more sets of switching devices 34. In some embodiments, the isolation device 32 may be a T-type coupler, which includes a resistor R1, a resistor R2, and a resistor R3, where one end of the resistor R1, the resistor R2, and the resistor R3 are connected, the other end of the resistor R1 is connected to the waveform generation channel 10, the other end of the resistor R2 is connected to the output channel 20, and the other end of the resistor R3 is connected to the switching module. The coupling degree of each output of the T-shaped coupler is adjusted by setting the resistor R1, the resistor R2 and the resistor R3. In this embodiment, the component parameters of the T-couplers are equal, so the coupling degrees are also the same.
The analog-to-digital conversion unit 40 is configured to perform down-conversion processing on the added two analog waveform signals, and then convert the down-converted signals into waveform sampling signals. In some embodiments, analog-to-digital conversion unit 40 includes an analog-to-digital converter (ADC) and a down-conversion unit. The down-conversion unit is used for mixing the added two paths of analog waveform signals with the local oscillation signals and filtering the mixed signals to obtain down-converted detection signals. The analog-to-digital converter is used for performing analog-to-digital conversion to convert the detection signal into a waveform sampling signal. Referring to fig. 3, in some embodiments, the down conversion unit includes a local oscillator 42, a mixer 44, and a filter 46. The local oscillator 42 is used to generate a local oscillator signal. The mixer 44 is configured to mix the summed two analog waveform signals with the local oscillation signal. The filter 46 is used for performing low-pass filtering processing on the mixed signal to obtain a detection signal. In this embodiment, the difference frequency signal of the added two analog waveform signals and the local oscillation signal can be obtained through the mixer, and the difference frequency signal is kept through the low-pass filtering of the filter, so that the frequency of the difference frequency signal is lower than the frequency of the added two analog waveform signals through selecting the local oscillation signal with a proper frequency. In this embodiment, the frequency of the two analog waveform signals after addition can be reduced by the down-conversion unit, so that the performance requirement of the analog-to-digital converter, for example, the requirement of high sampling frequency, can be reduced, and meanwhile, the complexity of hardware design and software design is reduced.
The processing unit 50 is configured to output one or more arbitrary waveform sequences according to the user's needs, which may be converted into corresponding analog waveform signals by one or more of the waveform generation channels 10. The processing unit 50 is further configured to adjust the delay of the analog waveform signal, so as to perform delay correction on any two paths of the at least two paths of waveform generation channels 10, so that the delays of the signals output by the any two paths of waveform generation channels 10 are synchronous. The processing unit 50 is further configured to obtain a signal amplitude of the waveform sampling signal based on the waveform sampling signal output by the analog-to-digital conversion unit 40.
In some embodiments, processing unit 50 includes a processor 52 and a phase shifting filter 54. The processor 52 is configured to output a sequence of arbitrary waveforms and calculate a signal amplitude of a waveform sampling signal, and the phase shift filter 54 is configured to filter the sequence output by the processor 52 and adjust a phase of the sequence to implement delay adjustment of the sequence, thereby adjusting a delay of the sequence corresponding to an analog waveform signal. In some embodiments, it may be possible to select whether delay adjustment of the sequence by the phase shift filter 54 is required by switching the switch. In some embodiments, the processor 52 may also be configured to delay correct, e.g., shift, the sequence of arbitrary waveforms output by the processor such that the sequence of arbitrary waveforms produces delays corresponding to integer multiples of the digital-to-analog converter sampling period in the waveform generation channel 10. In some embodiments, the processing unit 50 may control the phase-shifting filter 54 to perform delay adjustment or delay correction on the signal output by the waveform generation channel 10 separately, or may control the phase-shifting filter 54 to perform delay adjustment or delay correction together with itself.
In this embodiment, the frequency domain function of the phase-shift filter 54 is:
where w represents an angular frequency variation and f represents a frequency, as can be seen from the frequency domain function of the phase-shifting filter 54, when any signal x [ n ] passes through the phase-shifting filter 54, its phase shift is: 2 pi f (D+d1), the corresponding delay is: d+d1. Wherein f is the frequency of any signal x [ n ]. D is a constant related to the order of the phase-shifting filter 54, which is a positive integer, and the corresponding order is also equal for the same phase-shifting filter 54. d1 is a coefficient adjusted by the processing unit 50 to the phase-shift filter 54, so that the phase-shift filter 54 can generate different delays to the input signal by adjusting the coefficient.
The above is a description of the waveform generator, and the following describes the process of performing delay correction for any two-way waveform generation channel 10.
The processing unit 50 generates two identical digital correction waveform signals, e.g. the same original sequence x 1 [n]And x 2 [n]. Wherein the original sequence x 1 [n]And x 2 [n]The frequency and the amplitude are the same, or the frequency is the same, and the amplitude is in a corresponding proportion relation. The digital correction waveform signal is a periodic signal, such as a sine wave, a cosine wave, a triangle wave, or the like, which varies periodically. In some embodiments, processing unit 50 generates x 1 [n], x 2 [n]The specific expression of the cosine wave number digital sequence with the same amplitude and the same frequency is as follows:
wherein,represents the angular frequency of the signal, +.>Sampling period of digital-to-analog converter, n is integer. The two signals can be directly output to the two waveform generation channels 10 needing delay correction, or x can be generated after passing through the same phase-shift filter 54 1 [k],x 2 [k]And then output to the waveform generation path 10. After the digital-analog conversion is performed through the two paths of waveform generation channels 10, the same analog waveform signals are respectively output, and the two paths of signals transmitted to the switching unit 30 are respectively x after the analog waveform signals reach the tail end of the waveform generation channels 10 1 (t) and x 2 (t) the specific expression is:
wherein,and->Respectively represent x 1 (t) and x 2 The initial phase of (t), t representing a time variable. In the above two equations, since each of the phase-shift filters 54 in the initial condition is identical, the two signals are also identical in signal sequence after passing through the phase-shift filter 54. Whereas the two signals after reaching the end of the waveform generation channel 10 are +.>And->It is not equal and characterizes the delay difference d that occurs when the two signals reach the end. In the ideal case of two-path signal delay synchronization, however, it is required that
At this time, the processing unit 50 may add at least part of the two signals by controlling the switching unit 30. For example, the two signals are added after passing through the T-type power coupler, and the expression of the addition is:
wherein A represents the coupling degree of the T-shaped coupler, and the parameters of the components of the two paths of T-shaped couplers are equal, so that the coupling degree A is the same.
Then, the down-conversion unit in the analog-to-digital conversion unit 40 first adds the received added signal s 1 (t) performing down-conversion processing, wherein the local oscillation signal output by the down-conversion unit is:
wherein,is local oscillation signal->Is>Is local oscillation signal->And the mixing signal output by the mixer is:
as can be seen from the above, the signal component output by the mixer includes an up-conversion component and a down-conversion component (difference frequency signal), wherein the up-conversion signal is a high frequency component, specifically:
then, the low-pass filtering is performed by a filter to remove the low-frequency component, and the down-conversion component output by the mixer is the low-frequency component, which is not removed by the low-pass filter, specifically:
it follows that the additional signal s can be added by the down-conversion unit 1 (t) converting into a signal having a frequency lower than the sum signal s 1 Detection Signal s of (t) 3 (t), thus no matter the addition signal s 1 (t) is a low frequency signal or a high frequency signal up to several GHz, which can be converted into a low frequency detection signal s after down-conversion by a down-conversion unit 3 (t) then the analog-to-digital converter pair detection signal s in the analog-to-digital conversion unit 40 3 (t) performing analog-to-digital conversion to obtain a corrected waveform sampling signal, and obtaining a detection signal s based on the corrected waveform sampling signal 3 The effective value of (t) Urms. Thereby enabling the analog-to-digital converter to detect the signal s 3 And (t) when analog-to-digital conversion is carried out, the requirement on a high-speed sampling analog-to-digital converter can be reduced, and the complexity of hardware design and software design is reduced.
From the sum signal s 1 The expression of (t) shows that when the two signals of the output channel 20 (CH 1) and the output channel 20 (CH 2) are synchronous, namely:
,/>
at this time, the signal s is added 1 (t) the effective value rms reaches a maximum, and the detector outputs a detection signal s 3 The effective value of (t) Urms also reaches a maximum. Please refer to fig. 4, which shows the effective value Urms and the phase error valueA relationship between, wherein. It can be seen that->At [ -pi, pi]Interior, when->When (I)>Along->In the process of enlargement, the detection signal s output by the detector 3 The effective value ulms of (t) will become large; when->When, i.eAlong->The detection signal s output by the detector becomes larger 3 The effective value uims of (t) will become smaller.
As can be seen from the above, when detecting the signal s 3 When the effective value Urms of (t) reaches the maximum, the judgment can be reversely carried out. Therefore, the processing unit 50 may adjust the delay of one of the two signals, that is, take the other signal as a reference signal, for example, the coefficient of the phase shift filter 54 may be configured, so that the original digital sequence of one of the two signals is delayed after passing through the phase shift filter 54, or the processor may shift the original digital sequence of one of the two signals. After the processing unit 50 adjusts the delay of one of the signals, a corresponding detection signal s can be obtained 3 (t)。
Due to the detection signal s 3 The effective value Urms of (t) reaches the maximumWhen the value is large, the actual value deviates from the theoretical value due to various errors such as interference or measurement, so that the theoretical value cannot be directly used for judging the detection signal s 3 Whether the effective value of (t) Urms reaches a maximum. For example, detection signal s 3 When the effective value Urms of (t) reaches the maximum, the theoretical value isHowever, the actual value obtained by the processing unit 50 based on the corrected waveform sampling signal fluctuates up and down in the theoretical value.
In this regard, the processing unit 50 may obtain a plurality of corresponding detection signals s after adjusting the delay of one of the signals a plurality of times 3 (t) and then the respective detection signals s are obtained by the processing unit 50 3 Effective value Urms of (t), e.g. adjust x 1 (t) delay, i.e. in x 2 (t) as a reference signal. Based on a plurality of detection signals s 3 Fitting the effective value Urms of (t) and the corresponding adjusted time delays to obtain a fitting result. In the present embodiment, when the processing unit 50 changes x 1 After (t) the signal corresponds to the value of the coefficient d1 of the phase-shift filter 54, the signal s is detected 3 The effective value Urms of (t) will also change correspondingly, as follows:
when (when)I.e. +.>In the case of a phase error value +.>In the course of the change from negative to near 0, the signal s is detected 3 The effective value uims of (t) is also becoming large. When->I.e. +.>In the case of a phase error value +.>During the change from 0 up, the signal s is detected 3 The effective value Urms of (t) becomes smaller. The processing unit 50 can therefore be based on the detection signal s 3 The change of the effective value Urms of (t) can be judged as +.>And->And adjusts the value of the coefficient d1 based on the magnitude relation so that the value of the phase error is +.>At [ -pi, pi]The internal changes are carried out so as to obtain a better fitting result, thereby obtaining the detection signal s accurately and subsequently 3 (t) maximum value of the effective value uims. In some embodiments, due to the detection signal s 3 (t) there is only one maximum value of the effective value Urms, so even if the phase error value +.>Is not at [ -pi, pi]With internal changes, e.g. in [ -pi, 0]Or [0, pi ]]The inner part is changed, and a better fitting result can be obtained.
When x is adjusted multiple times 1 After a delay of (t), a series ofAnd the processing unit 50 obtains the detection signal s 3 (t) a series of effective values +.>While each value of the coefficient d1 of the phase-shift filter 54 is equal to +.>Is corresponding to each value of +.>There is also a correspondence relationship for each value of (a). Based on a series of d1=/>And a series of effective valuesFitting is performed, and the processing unit 50 calculates a linear fitting curve as follows:
in the linear fitting curve, n is larger than or equal to 1, and an appropriate value can be taken according to practical situations, for example, when n is larger than or equal to 7, the fitting degree of the linear fitting curve is better.
Then calculate the effective value based on the linear fitting curveFor example, the linear fitting curve may be derived and the root of the derivative at 0 value may be obtained:
and then the obtained root is brought into a linear fitting curve to calculate and obtain the root corresponding to the maximum value of the effective value y in the linear fitting curve, namely the optimal solution of d1. After the processing unit 50 configures the optimal solution of d1 to the corresponding phase shift filter 54, the signal x can be implemented 1 (t) performing delay correction so that the signal x 1 (t) sum signal x 2 (t) after passing through the two-way waveform generation channel 10, high-precision synchronization can be achieved, so that high-precision synchronization of the output channel 20 (CH 1) and the output channel 20 (CH 2) can be achieved, and in-phase of the output waveforms can be achieved.
The processing unit 50 records and saves the optimal solution of d1 as the calibration data of the two output channels 20, and then when the two output channels 20 output arbitrary waveform signals, delay correction can be performed on the arbitrary waveform signals output by the two output channels based on the calibration data.
In some embodiments, when performing delay correction based on the optimal solution of d1, the optimal solution of d1 may be configured to the corresponding phase shift filter 54, and correction of the overall delay may be achieved by the phase shift filter 54. D1 can also be split into an integer time delay and a fractional time delay of the sampling period based on the sampling period of the digital-to-analog converter in the waveform generation channel 10, namely:
d1=aT+ d2;
wherein T is the sampling period of the digital-to-analog converter, a is an integer greater than or equal to 0, and d2 is the fractional time delay of the sampling period. The processing unit 50 then shifts the corresponding digital signal based on the integer times of the sampling period to achieve the correction of the time delay, and controls the corresponding phase shift filter 54 to perform the correction of the time delay based on the fractional times of the sampling period. In this embodiment, the integral multiple time delay of the sampling period is implemented by shifting, which is simple and consumes less resources, and the fractional multiple time delay of the sampling period is implemented by the phase shift filter 54, which can implement the time delay of one fractional multiple of the sampling period of the digital-to-analog converter, thereby improving the accuracy of synchronization.
As can be seen from the above, any two-way waveform generation path 10 may be subjected to delay correction, and when it is necessary to perform delay correction on the other two-way waveform generation path 10, the above-described delay correction process may be repeated based on the other two-way waveform generation path 10.
In some embodiments, a multi-signal channel delay correction method is provided, which is applied to two signal channels, and the signal channels can adjust the delay of signals output by the signal channels. Referring to fig. 5, the multi-signal channel delay correction method includes the following steps:
step 100: the delay of the analog corrected waveform signal is adjusted. When the two paths of signal channels respectively output the same analog correction waveform signals, one path of signal channel adjusts the time delay of the analog correction waveform signals for a plurality of times, at least part of the two paths of analog correction waveform signals are added and subjected to down-conversion processing after each adjustment, and the down-converted signals are subjected to analog-to-digital conversion to obtain correction waveform sampling signals.
Step 200: and calculating the target time delay. And acquiring signal amplitude values of the correction waveform sampling signals, and acquiring the maximum signal amplitude value of the correction waveform sampling signals and the corresponding adjusted target time delay based on the signal amplitude values and the corresponding adjusted time delay.
Step 300: delay correction is performed. The target time delay is used for carrying out delay correction on the analog correction waveform signals by one path of the signal channels so as to enable the time delays of the two paths of the analog correction waveform signals to be synchronous.
In some embodiments, the obtaining the maximum signal amplitude of the correction waveform sampling signal and the corresponding adjusted target delay based on the signal amplitudes and the corresponding adjusted delays includes: fitting the signal amplitude values and the corresponding adjusted time delays to obtain fitting results; and obtaining the maximum signal amplitude of the correction waveform sampling signal and the target time delay correspondingly adjusted based on the fitting result.
Some embodiments provide a computer readable storage medium having a program stored thereon, the program being executable by a processor to implement the multi-signal channel delay correction method described above.
Those skilled in the art will appreciate that all or part of the functions of the various methods in the above embodiments may be implemented by hardware, or may be implemented by a computer program. When all or part of the functions in the above embodiments are implemented by means of a computer program, the program may be stored in a computer readable storage medium, and the storage medium may include: read-only memory, random access memory, magnetic disk, optical disk, hard disk, etc., and the program is executed by a computer to realize the above-mentioned functions. For example, the program is stored in the memory of the device, and when the program in the memory is executed by the processor, all or part of the functions described above can be realized. In addition, when all or part of the functions in the above embodiments are implemented by means of a computer program, the program may be stored in a storage medium such as a server, another computer, a magnetic disk, an optical disk, a flash disk, or a removable hard disk, and the program in the above embodiments may be implemented by downloading or copying the program into a memory of a local device or updating a version of a system of the local device, and when the program in the memory is executed by a processor.
The foregoing description of specific examples has been presented only to aid in the understanding of the present application and is not intended to limit the present application. Several simple deductions, modifications or substitutions may also be made by the person skilled in the art to which the present application pertains, according to the idea of the present application.

Claims (10)

1. A waveform generator, comprising:
at least two wave generation channels, each wave generation channel is used for converting digital wave signals received by the input end of the wave generation channel into analog wave signals;
at least two output channels, the output channels are used for outputting at least part of the analog waveform signals received by the input ends of the output channels to external equipment;
the switching unit is provided with a first input end, a second input end, a first output end, a second output end and a third output end, wherein the first input end is connected with one path of the waveform generation channel, the second input end is connected with the other path of the waveform generation channel, the first output end is connected with one path of the output channel, the second output end is connected with the other path of the output channel, the switching unit is used for respectively receiving two paths of analog waveform signals by the first input end and the second input end and outputting at least part of the two paths of analog waveform signals to the two paths of output channels by the first output end and the second output end respectively, and/or respectively outputting at least part of the two paths of analog waveform signals to the third output end so as to enable the two paths of analog waveform signals to be added;
the analog-to-digital conversion unit is used for carrying out down-conversion processing on the added two paths of analog waveform signals and converting the down-converted signals into waveform sampling signals;
a processing unit for:
generating two paths of same digital correction waveform signals;
and adjusting the time delay of one digital correction waveform signal for a plurality of times, and after each adjustment: respectively outputting two paths of digital correction waveform signals to two paths of waveform generation channels, wherein the two paths of waveform generation channels respectively convert the digital correction waveform signals into analog correction waveform signals; the switching unit is controlled to add at least part of the two paths of analog correction waveform signals, the analog-to-digital conversion unit performs down-conversion processing on the two paths of added analog correction waveform signals, and the down-converted signals are converted into correction waveform sampling signals;
acquiring signal amplitude values of the correction waveform sampling signals, and acquiring maximum signal amplitude values of the correction waveform sampling signals and corresponding adjusted target time delays based on the signal amplitude values and corresponding adjusted time delays;
and carrying out delay correction on one path of digital correction waveform signals based on the target time delay, so that the time delays of the two paths of analog correction waveform signals are synchronous.
2. The waveform generator of claim 1, wherein the switching unit comprises:
the switching module is used for respectively outputting two paths of analog waveform signals to the two paths of output channels or adding the two paths of analog waveform signals;
and the isolation module is used for respectively carrying out isolation processing on the two paths of analog correction waveform signals before the switching unit adds the two paths of analog correction waveform signals.
3. The waveform generator of claim 1, wherein the switching unit comprises:
the isolation module is used for respectively isolating and outputting the first parts of the two paths of analog waveform signals and the second parts of the two paths of analog waveform signals and outputting the second parts of the two paths of analog waveform signals to the two paths of output channels;
and the switching module is used for adding the first parts of the two paths of the analog waveform signals after isolation.
4. The waveform generator of claim 1, wherein the analog-to-digital conversion unit comprises:
the down-conversion unit is used for mixing the added two paths of analog waveform signals with the local oscillation signals, and filtering the mixed signals to obtain down-converted detection signals;
and the analog-to-digital converter is used for converting the detection signal into the waveform sampling signal.
5. The waveform generator of claim 4, wherein the down-conversion unit comprises:
a local oscillator for generating the local oscillator signal;
the mixer is used for mixing the added two paths of analog waveform signals with the local oscillation signals;
and the filter is used for filtering the mixed signals to obtain the detection signals.
6. The waveform generator of claim 1, wherein the processing unit comprises:
a processor for outputting at least the two identical digital correction waveform signals;
and the phase-shifting filter is used for filtering one path of the digital correction waveform signals so as to carry out time delay adjustment and/or delay correction on one path of the digital correction waveform signals.
7. The waveform generator of any one of claims 1-6, wherein the deriving the maximum signal amplitude of the corrected waveform sample signal and its corresponding adjusted target delay based on each signal amplitude and corresponding each adjusted delay comprises:
fitting the signal amplitude values and the corresponding adjusted time delays to obtain fitting results;
and obtaining the maximum signal amplitude of the correction waveform sampling signal and the target time delay correspondingly adjusted based on the fitting result.
8. The waveform generator of claim 6, wherein said waveform generation channel comprises a digital-to-analog converter for converting said digital waveform signal to said analog waveform signal; the delay correction of the one path of the digital correction waveform signal includes:
dividing the target time delay into integer time delay and fraction time delay of the sampling period based on the sampling period of the digital-to-analog converter;
based on the fractional time delay, the phase-shifting filter is used for carrying out delay correction on one path of digital correction waveform signals; and based on the integral multiple time delay, the processor is used for carrying out delay correction on one path of the digital correction waveform signals.
9. A method of multi-signal path delay correction implemented based on a waveform generator as claimed in any one of claims 1 to 8 applied to two signal paths that adjust the delay of their own output signals, the method comprising:
when the two paths of signal channels respectively output the same analog correction waveform signals, and one path of signal channel adjusts the time delay of the analog correction waveform signals for a plurality of times, adding at least part of the two paths of analog correction waveform signals after each adjustment, performing down-conversion processing, and performing analog-to-digital conversion on the down-converted signals to obtain correction waveform sampling signals;
acquiring signal amplitude values of the correction waveform sampling signals, and acquiring maximum signal amplitude values of the correction waveform sampling signals and corresponding adjusted target time delays based on the signal amplitude values and corresponding adjusted time delays;
the target time delay is used for carrying out delay correction on the analog correction waveform signals by one path of the signal channels so as to enable the time delays of the two paths of the analog correction waveform signals to be synchronous.
10. A computer readable storage medium having stored thereon a program executable by a processor to implement the method of claim 9.
CN202311268708.0A 2023-09-28 2023-09-28 Waveform generator, multi-signal channel delay correction method and medium Active CN116991198B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311268708.0A CN116991198B (en) 2023-09-28 2023-09-28 Waveform generator, multi-signal channel delay correction method and medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311268708.0A CN116991198B (en) 2023-09-28 2023-09-28 Waveform generator, multi-signal channel delay correction method and medium

Publications (2)

Publication Number Publication Date
CN116991198A CN116991198A (en) 2023-11-03
CN116991198B true CN116991198B (en) 2023-12-26

Family

ID=88528782

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311268708.0A Active CN116991198B (en) 2023-09-28 2023-09-28 Waveform generator, multi-signal channel delay correction method and medium

Country Status (1)

Country Link
CN (1) CN116991198B (en)

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7932844B1 (en) * 2008-08-19 2011-04-26 Marvell International Ltd. Circuits and methods for calibrating a frequency response of a filter
CN104316913A (en) * 2014-11-13 2015-01-28 中国科学院电子学研究所 Multichannel receiver real-time calibration device and calibration and error compensation method
CN107809293A (en) * 2017-10-09 2018-03-16 武汉滨湖电子有限责任公司 A kind of receiving channel multichannel phase and amplitude correction device and bearing calibration
CN110798212A (en) * 2019-10-29 2020-02-14 中电科仪器仪表有限公司 Time domain interleaved waveform synthesis timing mismatch calibration device and method
CN111510406A (en) * 2020-06-03 2020-08-07 上海创远仪器技术股份有限公司 Circuit structure and method for realizing broadband IQ modulation real-time predistortion calibration
JP2020193848A (en) * 2019-05-27 2020-12-03 アンリツ株式会社 Phase characteristic calibration device and phase characteristic calibration method
CN112230191A (en) * 2020-09-11 2021-01-15 中国人民解放军63892部队 Coupled real-time calibration multi-channel coherent signal simulation device and method
CN113258930A (en) * 2021-06-02 2021-08-13 深圳市鼎阳科技股份有限公司 Digital oscilloscope and correction method of time-interleaved analog-to-digital converter
CN114024549A (en) * 2022-01-04 2022-02-08 普源精电科技股份有限公司 Time domain interleaving analog-to-digital converter synchronization device and method
CN115208487A (en) * 2022-09-16 2022-10-18 北京天地一格科技有限公司 Amplitude and phase calibration method and system
CN116136584A (en) * 2023-04-14 2023-05-19 北京中科睿信科技有限公司 FPGA and DDR 4-based large-bandwidth beyond-view-range radar distance simulation device and method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9494675B2 (en) * 2013-04-17 2016-11-15 Applied Signals Intelligence, Inc. System and method for nonlinear radar

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7932844B1 (en) * 2008-08-19 2011-04-26 Marvell International Ltd. Circuits and methods for calibrating a frequency response of a filter
CN104316913A (en) * 2014-11-13 2015-01-28 中国科学院电子学研究所 Multichannel receiver real-time calibration device and calibration and error compensation method
CN107809293A (en) * 2017-10-09 2018-03-16 武汉滨湖电子有限责任公司 A kind of receiving channel multichannel phase and amplitude correction device and bearing calibration
JP2020193848A (en) * 2019-05-27 2020-12-03 アンリツ株式会社 Phase characteristic calibration device and phase characteristic calibration method
CN110798212A (en) * 2019-10-29 2020-02-14 中电科仪器仪表有限公司 Time domain interleaved waveform synthesis timing mismatch calibration device and method
CN111510406A (en) * 2020-06-03 2020-08-07 上海创远仪器技术股份有限公司 Circuit structure and method for realizing broadband IQ modulation real-time predistortion calibration
CN112230191A (en) * 2020-09-11 2021-01-15 中国人民解放军63892部队 Coupled real-time calibration multi-channel coherent signal simulation device and method
CN113258930A (en) * 2021-06-02 2021-08-13 深圳市鼎阳科技股份有限公司 Digital oscilloscope and correction method of time-interleaved analog-to-digital converter
CN114024549A (en) * 2022-01-04 2022-02-08 普源精电科技股份有限公司 Time domain interleaving analog-to-digital converter synchronization device and method
CN115208487A (en) * 2022-09-16 2022-10-18 北京天地一格科技有限公司 Amplitude and phase calibration method and system
CN116136584A (en) * 2023-04-14 2023-05-19 北京中科睿信科技有限公司 FPGA and DDR 4-based large-bandwidth beyond-view-range radar distance simulation device and method

Also Published As

Publication number Publication date
CN116991198A (en) 2023-11-03

Similar Documents

Publication Publication Date Title
US9614557B1 (en) Apparatus and methods for phase synchronization of local oscillators in a transceiver
US10571500B2 (en) Electronic arrangement and vector network analyzer characterized by reduced phase noise
JP5363428B2 (en) Closed loop clock correction method and closed loop clock correction control system adapting apparatus
US5847619A (en) Method and system for calibrating a quadrature phase modulator
CN1677870B (en) Linearity compensation by harmonic cancellation
US8224269B2 (en) Vector modulator calibration system
JPH07105775B2 (en) Vector modulator calibration method
JP2008526152A (en) Transmitter
US11041884B2 (en) Calibration for test and measurement instrument including asynchronous time-interleaved digitizer using harmonic mixing
JP6629511B2 (en) Test measurement device and compensation value determination method
CN117193470A (en) Waveform generator, multi-signal channel delay correction method and medium
CN106257300B (en) Test and measurement instrument and method for determining a compensation value
US8472559B2 (en) Polar transmitter and related signal transmitting method
TWI280002B (en) Apparatus and method for calibrating IQ mismatch
CN116991198B (en) Waveform generator, multi-signal channel delay correction method and medium
US4809203A (en) Hybrid analog-digital filter
CN107769778B (en) Signal sampling device and signal sampling calibration method
CN117193471A (en) Waveform generator, multi-signal channel delay correction method and medium
EP3174225B1 (en) Apparatus and methods for phase synchronization of local oscillators in a transceiver
CN117215368A (en) Waveform generator, multi-signal channel delay correction method and medium
CN117353748A (en) Delay correction method and related equipment
US8060045B2 (en) Method for compensating the non-linear distortions of high-frequency signals and device for carrying out said method
JP6445286B2 (en) Phase detector, phase adjustment circuit, receiver and transmitter
US10771076B1 (en) Measuring device, calibration method and measuring method with jitter compensation
JP2011024200A (en) Modulation apparatus, test apparatus, and correction method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant