CN102292715B - 存储器装置功率管理器及其方法 - Google Patents

存储器装置功率管理器及其方法 Download PDF

Info

Publication number
CN102292715B
CN102292715B CN201080005310.2A CN201080005310A CN102292715B CN 102292715 B CN102292715 B CN 102292715B CN 201080005310 A CN201080005310 A CN 201080005310A CN 102292715 B CN102292715 B CN 102292715B
Authority
CN
China
Prior art keywords
memory
power state
die
memory device
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201080005310.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN102292715A (zh
Inventor
乔·M·杰德罗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to CN201510124635.7A priority Critical patent/CN104699226B/zh
Publication of CN102292715A publication Critical patent/CN102292715A/zh
Application granted granted Critical
Publication of CN102292715B publication Critical patent/CN102292715B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215—Monitoring of peripheral devices
    • G06F1/3225—Monitoring of peripheral devices of memory devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/148—Details of power up or power down circuits, standby circuits or recovery circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Power Sources (AREA)
  • Semiconductor Memories (AREA)
CN201080005310.2A 2009-01-23 2010-01-22 存储器装置功率管理器及其方法 Active CN102292715B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510124635.7A CN104699226B (zh) 2009-01-23 2010-01-22 存储器装置功率管理器及其方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/359,039 2009-01-23
US12/359,039 US9105323B2 (en) 2009-01-23 2009-01-23 Memory device power managers and methods
PCT/US2010/021820 WO2010085657A2 (en) 2009-01-23 2010-01-22 Memory device power managers and methods

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201510124635.7A Division CN104699226B (zh) 2009-01-23 2010-01-22 存储器装置功率管理器及其方法

Publications (2)

Publication Number Publication Date
CN102292715A CN102292715A (zh) 2011-12-21
CN102292715B true CN102292715B (zh) 2015-04-22

Family

ID=42355131

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201080005310.2A Active CN102292715B (zh) 2009-01-23 2010-01-22 存储器装置功率管理器及其方法
CN201510124635.7A Active CN104699226B (zh) 2009-01-23 2010-01-22 存储器装置功率管理器及其方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201510124635.7A Active CN104699226B (zh) 2009-01-23 2010-01-22 存储器装置功率管理器及其方法

Country Status (7)

Country Link
US (2) US9105323B2 (https=)
EP (2) EP2389633B1 (https=)
JP (2) JP5762312B2 (https=)
KR (1) KR101609311B1 (https=)
CN (2) CN102292715B (https=)
TW (3) TWI514409B (https=)
WO (1) WO2010085657A2 (https=)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7978721B2 (en) 2008-07-02 2011-07-12 Micron Technology Inc. Multi-serial interface stacked-die memory architecture
US7929368B2 (en) 2008-12-30 2011-04-19 Micron Technology, Inc. Variable memory refresh devices and methods
US8127185B2 (en) 2009-01-23 2012-02-28 Micron Technology, Inc. Memory devices and methods for managing error regions
US9105323B2 (en) 2009-01-23 2015-08-11 Micron Technology, Inc. Memory device power managers and methods
US8018752B2 (en) 2009-03-23 2011-09-13 Micron Technology, Inc. Configurable bandwidth memory devices and methods
US8612809B2 (en) * 2009-12-31 2013-12-17 Intel Corporation Systems, methods, and apparatuses for stacked memory
US9123552B2 (en) 2010-03-30 2015-09-01 Micron Technology, Inc. Apparatuses enabling concurrent communication between an interface die and a plurality of dice stacks, interleaved conductive paths in stacked devices, and methods for forming and operating the same
US8547769B2 (en) 2011-03-31 2013-10-01 Intel Corporation Energy efficient power distribution for 3D integrated circuit stack
US9256279B2 (en) 2011-06-29 2016-02-09 Rambus Inc. Multi-element memory device with power control for individual elements
GB2510760B (en) 2011-12-20 2020-05-20 Intel Corp Dynamic partial power down of memory-side cache in a 2-level memory hierarchy
DE112011106017B4 (de) * 2011-12-21 2018-02-01 Intel Corporation Energiemanagement in einem diskreten Speicherabschnitt
WO2013095676A1 (en) * 2011-12-23 2013-06-27 Intel Corporation Separate microchannel voltage domains in stacked memory architecture
US9317087B2 (en) 2012-04-26 2016-04-19 Ravindraraj Ramaraju Memory column drowsy control
US9026808B2 (en) * 2012-04-26 2015-05-05 Freescale Semiconductor, Inc. Memory with word level power gating
US20140082385A1 (en) * 2012-09-14 2014-03-20 Curtis G. Reule On demand power management for solid-state memory
US10042750B2 (en) 2013-03-15 2018-08-07 Micron Technology, Inc. Apparatuses and methods for adaptive control of memory using an adaptive memory controller with a memory management hypervisor
US9859743B2 (en) * 2013-06-14 2018-01-02 Intel Corporation Mobile wireless charging service
US9147438B2 (en) * 2013-10-23 2015-09-29 Qualcomm Incorporated Monolithic three dimensional (3D) integrated circuits (ICs) (3DICs) with vertical memory components, related systems and methods
US9959936B1 (en) * 2014-03-12 2018-05-01 Marvell International Ltd. Temperature-based memory access
US10289604B2 (en) * 2014-08-07 2019-05-14 Wisconsin Alumni Research Foundation Memory processing core architecture
US10303235B2 (en) 2015-03-04 2019-05-28 Qualcomm Incorporated Systems and methods for implementing power collapse in a memory
US10117196B2 (en) * 2015-08-26 2018-10-30 Qualcomm Incorporated Dynamically configurable apparatus for operating within the current capabilities of the power source
US11487445B2 (en) * 2016-11-22 2022-11-01 Intel Corporation Programmable integrated circuit with stacked memory die for storing configuration data
US10353455B2 (en) 2017-07-27 2019-07-16 International Business Machines Corporation Power management in multi-channel 3D stacked DRAM
CN111052134B (zh) * 2017-08-31 2024-04-26 快图有限公司 外围处理设备
TWI659308B (zh) * 2017-12-08 2019-05-11 旺宏電子股份有限公司 記憶體裝置及其操作方法
US12118056B2 (en) * 2019-05-03 2024-10-15 Micron Technology, Inc. Methods and apparatus for performing matrix transformations within a memory array
US11853385B2 (en) 2019-12-05 2023-12-26 Micron Technology, Inc. Methods and apparatus for performing diversity matrix operations within a memory array
KR102916491B1 (ko) 2020-08-27 2026-01-26 삼성전자주식회사 메모리 장치
WO2022060559A1 (en) * 2020-09-18 2022-03-24 Rambus Inc. Methods and circuits for aggregating processing units and dynamically allocating memory
US11334260B2 (en) * 2020-10-14 2022-05-17 Micron Technology, Inc. Adaptive memory system
US11741043B2 (en) * 2021-01-29 2023-08-29 The Trustees Of Dartmouth College Multi-core processing and memory arrangement
US20230214270A1 (en) * 2021-12-31 2023-07-06 Western Digital Technologies, Inc. Readiness states for partitioned internal resources of a memory controller
CN115509443A (zh) * 2022-08-29 2022-12-23 Oppo广东移动通信有限公司 访问ddr存储器的方法、装置、系统及电子设备
KR20250143551A (ko) 2024-03-25 2025-10-02 권재현 골프 스윙 연습장치

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991016680A1 (en) * 1990-04-18 1991-10-31 Rambus Inc. Integrated circuit i/o using a high preformance bus interface
US6079024A (en) * 1997-10-20 2000-06-20 Sun Microsystems, Inc. Bus interface unit having selectively enabled buffers
US20030229821A1 (en) * 2002-05-15 2003-12-11 Kenneth Ma Method and apparatus for adaptive power management of memory
US20050125701A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for energy management via energy-aware process scheduling
CN1665027A (zh) * 2004-03-01 2005-09-07 株式会社日立制作所 半导体器件
US20070011421A1 (en) * 2005-07-07 2007-01-11 Keller Thomas W Jr Method and system for decreasing power consumption in memory arrays having usage-driven power management
CN1902709A (zh) * 2003-12-29 2007-01-24 英特尔公司 存储器系统分段电源供应和控制
US7307338B1 (en) * 2004-07-26 2007-12-11 Spansion Llc Three dimensional polymer memory cell systems
US20080140912A1 (en) * 2006-12-08 2008-06-12 Pandya Ashish A Programmable Intelligent Search Memory
WO2008063251A3 (en) * 2006-07-31 2008-10-16 Metaram Inc Memory circuit system and method
CN101310338A (zh) * 2005-09-26 2008-11-19 拉姆伯斯公司 在矩阵拓扑中包括多个集成电路存储器器件和多个缓冲器器件的存储器模块
US20080307245A1 (en) * 2007-06-08 2008-12-11 Cesare Joshua De Methods and systems to dynamically manage performance states in a data processing system

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5197140A (en) * 1989-11-17 1993-03-23 Texas Instruments Incorporated Sliced addressing multi-processor and method of operation
US5396635A (en) * 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
US5524248A (en) * 1993-07-06 1996-06-04 Dell Usa, L.P. Random access memory power management system
JPH11161778A (ja) * 1997-11-26 1999-06-18 Ricoh Co Ltd デジタル画像処理システム
DE69827589T2 (de) * 1997-12-17 2005-11-03 Elixent Ltd. Konfigurierbare Verarbeitungsanordnung und Verfahren zur Benutzung dieser Anordnung, um eine Zentraleinheit aufzubauen
US6125429A (en) * 1998-03-12 2000-09-26 Compaq Computer Corporation Cache memory exchange optimized memory organization for a computer system
US20020124195A1 (en) * 1998-11-04 2002-09-05 Puthiya K. Nizar Method and apparatus for power management in a memory subsystem
JP2000222285A (ja) 1999-01-29 2000-08-11 Matsushita Electric Ind Co Ltd メモリー電力管理装置
US6141283A (en) * 1999-04-01 2000-10-31 Intel Corporation Method and apparatus for dynamically placing portions of a memory in a reduced power consumption state
JP2001035146A (ja) 1999-07-22 2001-02-09 Hitachi Ltd 半導体記憶装置
KR100603926B1 (ko) * 1999-10-25 2006-07-24 삼성전자주식회사 여러 전원 관리 상태를 갖는 컴퓨터 시스템을 위한 전원 공급 제어 회로 및 그의 제어 방법
US6691237B1 (en) * 2000-08-08 2004-02-10 Dell Products, L.P. Active memory pool management policies
US6618791B1 (en) * 2000-09-29 2003-09-09 Intel Corporation System and method for controlling power states of a memory device via detection of a chip select signal
US7089436B2 (en) * 2001-02-05 2006-08-08 Morpho Technologies Power saving method and arrangement for a configurable processor array
JP3962924B2 (ja) * 2003-03-20 2007-08-22 セイコーエプソン株式会社 半導体装置、半導体回路、電子機器及びクロック供給制御方法
US7428644B2 (en) * 2003-06-20 2008-09-23 Micron Technology, Inc. System and method for selective memory module power management
JP2005018740A (ja) * 2003-06-23 2005-01-20 Samsung Electronics Co Ltd 電子装置
US7064994B1 (en) * 2004-01-30 2006-06-20 Sun Microsystems, Inc. Dynamic memory throttling for power and thermal limitations
DE102004047752B3 (de) 2004-09-30 2006-01-26 Infineon Technologies Ag Halbleiterbauteil mit Temperatursensor
US9384818B2 (en) * 2005-04-21 2016-07-05 Violin Memory Memory power management
US20060258354A1 (en) * 2005-05-13 2006-11-16 Ul Haq Tanveer Method for restricting mobility in wireless mobile systems
US7444526B2 (en) * 2005-06-16 2008-10-28 International Business Machines Corporation Performance conserving method for reducing power consumption in a server system
GB2441726B (en) 2005-06-24 2010-08-11 Metaram Inc An integrated memory core and memory interface circuit
KR101533120B1 (ko) * 2006-12-14 2015-07-01 램버스 인코포레이티드 멀티 다이 메모리 디바이스
US7930576B2 (en) * 2007-04-10 2011-04-19 Standard Microsystems Corporation Sharing non-sharable devices between an embedded controller and a processor in a computer system
US20080270811A1 (en) * 2007-04-26 2008-10-30 Super Talent Electronics Inc. Fast Suspend-Resume of Computer Motherboard Using Phase-Change Memory
US9105323B2 (en) 2009-01-23 2015-08-11 Micron Technology, Inc. Memory device power managers and methods

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991016680A1 (en) * 1990-04-18 1991-10-31 Rambus Inc. Integrated circuit i/o using a high preformance bus interface
US6079024A (en) * 1997-10-20 2000-06-20 Sun Microsystems, Inc. Bus interface unit having selectively enabled buffers
US20030229821A1 (en) * 2002-05-15 2003-12-11 Kenneth Ma Method and apparatus for adaptive power management of memory
US20050125701A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for energy management via energy-aware process scheduling
CN1902709A (zh) * 2003-12-29 2007-01-24 英特尔公司 存储器系统分段电源供应和控制
CN1665027A (zh) * 2004-03-01 2005-09-07 株式会社日立制作所 半导体器件
US7307338B1 (en) * 2004-07-26 2007-12-11 Spansion Llc Three dimensional polymer memory cell systems
US20070011421A1 (en) * 2005-07-07 2007-01-11 Keller Thomas W Jr Method and system for decreasing power consumption in memory arrays having usage-driven power management
CN101310338A (zh) * 2005-09-26 2008-11-19 拉姆伯斯公司 在矩阵拓扑中包括多个集成电路存储器器件和多个缓冲器器件的存储器模块
WO2008063251A3 (en) * 2006-07-31 2008-10-16 Metaram Inc Memory circuit system and method
US20080140912A1 (en) * 2006-12-08 2008-06-12 Pandya Ashish A Programmable Intelligent Search Memory
US20080307245A1 (en) * 2007-06-08 2008-12-11 Cesare Joshua De Methods and systems to dynamically manage performance states in a data processing system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
New Three Dimensional(3D) Memory Array Architecture For Future Ultra High Density DRAM;T. Endoh, et al.;《PROC. 22nd INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2000)》;20000531;第2卷;摘要 *

Also Published As

Publication number Publication date
TW201604887A (zh) 2016-02-01
EP2389633A4 (en) 2012-10-31
WO2010085657A2 (en) 2010-07-29
CN104699226A (zh) 2015-06-10
EP2389633A2 (en) 2011-11-30
TW201108241A (en) 2011-03-01
US9105323B2 (en) 2015-08-11
US20100191999A1 (en) 2010-07-29
JP2012515989A (ja) 2012-07-12
KR20110115587A (ko) 2011-10-21
EP3223281A2 (en) 2017-09-27
CN104699226B (zh) 2017-11-14
TWI514409B (zh) 2015-12-21
EP3223281B1 (en) 2019-07-31
KR101609311B1 (ko) 2016-04-05
CN102292715A (zh) 2011-12-21
EP3223281A3 (en) 2017-12-13
US20150357010A1 (en) 2015-12-10
TWI590255B (zh) 2017-07-01
WO2010085657A3 (en) 2010-10-21
TW201729185A (zh) 2017-08-16
JP2015158948A (ja) 2015-09-03
TWI628665B (zh) 2018-07-01
US9583157B2 (en) 2017-02-28
EP2389633B1 (en) 2017-04-05
JP6041928B2 (ja) 2016-12-14
JP5762312B2 (ja) 2015-08-12

Similar Documents

Publication Publication Date Title
CN102292715B (zh) 存储器装置功率管理器及其方法
CN102272849B (zh) 可变存储器刷新装置和方法
CN102405498B (zh) 可配置带宽存储器装置及方法
CN102292778B (zh) 用于管理错误区域的存储器装置及方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant