CN102289708A - Clutch state monitoring circuit and electronic tag adopting same - Google Patents
Clutch state monitoring circuit and electronic tag adopting same Download PDFInfo
- Publication number
- CN102289708A CN102289708A CN2011102257276A CN201110225727A CN102289708A CN 102289708 A CN102289708 A CN 102289708A CN 2011102257276 A CN2011102257276 A CN 2011102257276A CN 201110225727 A CN201110225727 A CN 201110225727A CN 102289708 A CN102289708 A CN 102289708A
- Authority
- CN
- China
- Prior art keywords
- electronic tag
- clutch state
- module
- phase inverter
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention discloses a clutch state monitoring circuit and an electronic tag adopting the same. The clutch state monitoring circuit comprises a PMOS (P-channel Metal Oxide Semiconductor) transistor, an NAND gate, a first phase inverter, a level conversion unit and a latch, wherein the level conversion unit also comprises a second phase inverter and a third phase inverter. Compared with the traditional lock clutch state acquisition circuit, the clutch state monitoring circuit disclosed by the invention can be realized by adopting an integrated circuit element with the same process as an electronic tag chip and has a simple structure and lower power consumption, thereby the clutch state monitoring circuit can be integrated inside the electronic tag chip. The electronic tag integrating the clutch state monitoring circuit is used as a monitoring node of the Internet of things of container and safe deposit box circulation in the logistic industry, thus the clutch states of a container and a safe deposit box can be monitored in time, and the safety of the container and safe deposit box circulation is ensured.
Description
Technical field
The invention belongs to the electronic circuit technology field, particularly a kind of clutch state supervisory circuit and adopt the electronic tag of this circuit.
Background technology
Radio-frequency (RF) identification (RFID, Radio Frequency Identification) technology is to utilize the RF-wise purposes such as identification, tracking, location and management of communication to reach article at a distance.REID is in industrial automation, business automation, and the communications and transportation control and management, various fields such as false proof, even military use is with a wide range of applications, and caused at present widely and paid close attention to.
The electronic tag and the reader that utilize REID to make are used widely, particularly as the electronic tag of the node of Internet of Things, can effectively store accompanying article various information and by with these information of communications of reader.In logistic industries such as encased conveying management, proof box, people wish and can effectively monitor clutch (opening and closing) status information by the mode of adhering to electronic tag on container that the behavior of container or proof box is opened in monitoring.
The applicant has proposed two kinds of lock clutch state acquisition circuit at publication number CN101915025A and CN101916353A, be used for electronic tag, can reach the function of monitoring clutch state, but these two kinds of Acquisition Circuit have been used more discrete component, and bipolar transistor and DC-DC voltage transitions chip are arranged in the Acquisition Circuit, and electronic label chip all is to adopt cmos device to realize, the two manufacturing process difference, make that Acquisition Circuit is unfavorable for carrying out integrated with electronic tag, and power consumption is excessive, and the node that therefore is not suitable for combining as Internet of Things with electronic tag uses.
Summary of the invention
The objective of the invention is the shortcoming that integrated level is low and power consumption is excessive, proposed a kind of clutch state supervisory circuit in order to solve existing lock clutch state acquisition circuit.
Technical scheme of the present invention is: a kind of clutch state supervisory circuit that is used for electronic tag, comprise: the PMOS pipe, Sheffer stroke gate, first phase inverter, level conversion unit and latch, wherein, the source electrode of the first input end of described Sheffer stroke gate, described PMOS pipe and the input end of described latch link together, as the input end of the clutch state signal of clutch state supervisory circuit; The body end of described PMOS pipe is connected to outside power-supply battery; Second input end of described Sheffer stroke gate is connected with the output terminal of first phase inverter; The output terminal of described Sheffer stroke gate is connected with the Enable Pin of latch; The positive output end of described latch is connected with the grid of PMOS pipe; The drain electrode of described PMOS pipe is to described electronic tag output supply voltage; Described level conversion unit is used for the status signal that drain voltage with described PMOS pipe is converted to the digital baseband processor that is used to be input to described electronic tag; The input end of described first phase inverter is imported the voltage control signal of the digital baseband processor of described electronic tag.
As a preferable scheme, described level conversion unit comprises second phase inverter and the 3rd phase inverter, the input end of described second phase inverter links to each other with the drain electrode of described PMOS pipe as the input end of described level conversion unit, and the output terminal of described second phase inverter links to each other with the input end of described the 3rd phase inverter; The output terminal of described the 3rd phase inverter is as the output terminal of the described level conversion unit digital baseband processor output status signal to electronic tag.
Another object of the present invention is in order to solve the difficulty of electronic tag to the clutch state monitoring, to have proposed a kind of electronic tag that adopts the clutch state supervisory circuit.
To achieve these goals, a kind of electronic tag that adopts the clutch state supervisory circuit is provided, described electronic tag comprises antenna, rf analog front-end and digital baseband processor, described rf analog front-end comprises reference voltage-stabilizing circuit, described digital baseband processor comprises State Control machine module, it is characterized in that, described electronic tag also comprises the clutch state supervisory circuit, described clutch state supervisory circuit is connected with the State Control machine module of digital baseband processor and to State Control machine module output status signal, the voltage control signal of while accepting state controller module input, described clutch state supervisory circuit is connected with the reference voltage-stabilizing circuit of rf analog front-end and provides supply voltage to reference voltage-stabilizing circuit.
Beneficial effect of the present invention: the existing relatively lock clutch state acquisition circuit of clutch state supervisory circuit of the present invention, can adopt integrated circuit (IC)-components realization with the electronic label chip same process, circuit structure is simple, and power consumption is lower, thereby can be integrated in electronic label chip inside.The electronic tag of integrated clutch state supervisory circuit is as the Internet of Things monitor node of container, proof box circulation in the logistic industry, and the clutch state of monitoring containers, proof box has timely guaranteed the security of container, proof box circulation.Adopted the electronic tag of clutch state supervisory circuit to take into account the function of ordinary passive ultrahigh frequency electronic tag in the radio-frequency field, and no matter extraneous the radio-frequency field that has or not all can finish record for clutch state, can also effectively reduce the consumption and the volume in kind of power consumption, reduced dependence, strengthened practicality for various particular application for external power source.
Description of drawings
Fig. 1 is a clutch state supervisory circuit structural representation of the present invention.
Fig. 2 is the Electronic Tag Structure synoptic diagram that adopts clutch state supervisory circuit of the present invention.
Description of reference numerals: clutch signaling switch S1, the first phase inverter G1, the second phase inverter G2, the 3rd phase inverter G3, PMOS manages T1, power-supply battery B1, latch D1, Sheffer stroke gate C1, decoder module 101, cyclic check module 102, input pretreatment module 103, State Control machine module 104, output pretreatment module 105, coder module 106, memory access control module 107, pseudorandom number generator module 108, collision counter module 109, timer conter module 110, clock generating module 111, reset generation module 112, MTP storer 113, rectification circuit 201, reference voltage-stabilizing circuit 202, modulation circuit 203, demodulator circuit 204, reset circuit 205, clock circuit 206.
Embodiment
The present invention is described further below in conjunction with the drawings and specific embodiments.
As shown in Figure 1, the circuit structure of clutch state supervisory circuit is as follows: comprise the first phase inverter G1, the second phase inverter G2, the 3rd phase inverter G3, PMOS manages T1, latch D1, Sheffer stroke gate C1.Here clutch signaling switch S1 and power-supply battery B1 are as the accessory constituent of clutch state supervisory circuit outside.
In conjunction with Fig. 1, the connected mode of each device and port is as follows:
The first input end c of described Sheffer stroke gate C1, the described PMOS pipe source electrode of T1 and the input end D of described latch D1 link together, as the input end of the clutch state signal of clutch state supervisory circuit; The body end of described PMOS pipe T1 is connected to outside power-supply battery B1, promptly links to each other with the positive pole of the power-supply battery B1 of outside; The second input end d of described Sheffer stroke gate C1 is connected with the output terminal of the first phase inverter G1; The output terminal of described Sheffer stroke gate C1 is connected with the Enable Pin EN of latch; The positive output end Q of described latch is connected with the grid of PMOS pipe T1; The drain electrode of described PMOS pipe T1 is to described electronic tag output supply voltage; Described level conversion unit is used for the status signal switch_on that drain voltage with described PMOS pipe T1 is converted to the digital baseband processor that is used to be input to described electronic tag; The input end of the first phase inverter G1 is imported the voltage control signal power_control of the digital baseband processor of described electronic tag.
In the present embodiment, the clutch state signal characterizes by clutch signaling switch S1, the positive pole of outside power-supply battery B1 is connected with the first end a of clutch signaling switch S1, minus earth, the second end b of clutch signaling switch S1 links to each other with the input end of the clutch state signal of clutch state supervisory circuit.
As one of present embodiment preferable scheme, level conversion unit comprises the second phase inverter G2 and the 3rd phase inverter G3, the input end of the described second phase inverter G2 links to each other with the drain electrode of described PMOS pipe T1 as the input end of described level conversion unit, and the output terminal of the described second phase inverter G2 links to each other with the input end of described the 3rd phase inverter G3; The output terminal of described the 3rd phase inverter G3 is as the output terminal of the described level conversion unit digital baseband processor output status signal switch_on to electronic tag.
Here, power-supply battery B1 can adopt the button cell of 3V.
In conjunction with Fig. 1, the clutch state supervisory circuit course of work is as follows, for convenience of explanation, is example with the clutch state of electronic lock.
When lock cut out, switch S 1 disconnected, and to the label chip power supply, status signal switch_on and voltage control signal power_control are not low level to power-supply battery B1.
When lock is opened, clutch signaling switch S1 closure, the source electrode of the c end of Sheffer stroke gate C1, the D end of latch D1, PMOS pipe T1 is connected high voltage, this moment, voltage control signal power_control was a low level, behind the first phase inverter G1, d end input high level to Sheffer stroke gate C1, thereby the Enable Pin EN of latch D1 is a low level, latch D1 output terminal Q is a low level, PMOS pipe T1 conducting, power-supply battery B1 opens the electronic tag power supply, the status signal switch_on of the 3rd phase inverter G3 output high level, and digital baseband processor is to the behavior counting of unblanking.
When lockset keeps opening, the digital baseband processor of electronic tag is drawn high voltage control signal power_control and is high level, at this moment, Sheffer stroke gate C1 exports high level, the Q end output high level of latch D1, PMOS pipe T1 ends, power-supply battery B1 stops electronic tag being powered, status signal switch_on and voltage control signal power_control all change low level into, the Enable Pin EN end of latch D1 is 0, the positive output end Q of latch D1 keeps high level, PMOS pipe T1 remain off state, and power-supply battery B1 does not power to electronic tag.
When lock cut out once more, clutch signaling switch S1 disconnected, and power-supply battery B1 does not power to electronic tag.
The structure of the electronic tag of employing clutch state supervisory circuit as shown in Figure 2, comprise antenna, rf analog front-end and digital baseband processor, described rf analog front-end comprises reference voltage-stabilizing circuit, described digital baseband processor comprises State Control machine module, described electronic tag also comprises the clutch state supervisory circuit, described clutch state supervisory circuit is connected with the State Control machine module of digital baseband processor and to State Control machine module 104 output status signal switch_on, the voltage control signal power_control of while accepting state controller module 104 inputs, described clutch state supervisory circuit is connected with the reference voltage-stabilizing circuit 202 of rf analog front-end and provides supply voltage to reference voltage-stabilizing circuit 202.
The rf analog front-end concrete structure of above-mentioned electronic tag comprises rectification circuit 201, reference voltage-stabilizing circuit 202, modulation circuit 203, demodulator circuit 204, reset circuit 205, clock circuit 206, described antenna is by interface PAD and the rectification circuit 201 of ESD (anti-static protection circuit), modulation circuit 203 directly is connected with demodulator circuit 204, the radiofrequency signal that rectification circuit 201 receives antenna is converted into that direct supply is divided into the rectification low-voltage and the rectification high voltage offers reference voltage-stabilizing circuit 202,202 pairs of power supplys of reference voltage-stabilizing circuit carry out voltage stabilizing, for the electronic tag digital baseband part provides low supply voltage 1V and high power supply voltage 1.8V, for modulation circuit 203 provides 1.8V operating voltage, be demodulator circuit 204, clock circuit 206 and reset circuit 205 provide 1V operating voltage, reference voltage-stabilizing circuit 202 also is connected with the supply voltage to electronic tag of clutch state supervisory circuit output simultaneously, when lockset is opened, if rectification circuit 201 is not then powered to reference voltage-stabilizing circuit 202 by the clutch state supervisory circuit when reference voltage-stabilizing circuit 202 power supplies; Demodulator circuit 204 recovers the required demodulating data of digital baseband processor of radio-frequency (RF) identification from radiofrequency signal; Modulation circuit 203 adopts the method for backscattered modulation that the modulating data of electronic tag digital baseband processor output is modulated, and realizes the data transmission of electronic tag to reader; Clock circuit 206 provides stable clock signal of system for digital baseband processor, and reset circuit 205 provides required reset signal for digital baseband processor.
The baseband processor concrete structure of above-mentioned electronic tag comprises that digital baseband part comprises State Control machine module 104, decoder module 101, coder module 106, cyclic check module 102, memory access control module 107, input pretreatment module 103, output pretreatment module 105, pseudorandom number generator module 108, collision counter module 109, timer conter module 110, clock generating module 111, reset generation module 112 and MTP storer 113.Described decoder module 101 is imported pretreatment module 103 respectively and is connected with cyclic check module 102; Described cyclic check module 103 is connected with output pretreatment module 105, coder module 106; Described memory access control module 107 is connected with output pretreatment module 105; Behind the demodulating data that the demodulator circuit 204 of described decoder module 101 received RF AFE (analog front end) provides, through decoder module 101 decodings, export decoded data, decoded data divides two-way, one the road to importing pretreatment module 103, a road to cyclic check module 102; Described input pretreatment module 103 is finished the input pre-service of decoded data, generates pending data and pending order and outputs to State Control machine module 104; After simultaneously cyclic check module 103 is finished cyclic check to decoded data, generate the cyclic check result and output to State Control machine module 104; State Control machine module 104 detects the result of clutch signal switch_on and 102 inputs of cyclic check module, and carry out clutch according to situation about checking and write down or receive pending data and pending order, if clutch signal switch_on is that (the high level value is 1V to high level herein, the low level value is 0V), the expression clutch state is for opening, then carry out the record of unblanking, after 104 analyses place of State Control machine module, the calculated address signal is to memory access control module 107, the related memory cell that storage is unblanked to write down carries out read-write operation, and the voltage control signal power_control that will be input to the clutch state supervisory circuit after being finished draws high and is high level, if carry out data and command process, then after State Control machine module 104 is analyzed and is handled, generate five tunnel control signal branches and be clipped to pseudorandom number generator module 108, collision counter module 109, timer conter module 110, clock generating module 111 and reset generation module 112, the calculated address signal arrives memory access control module 107, and exports pseudo random number to be sent to output pretreatment module 105; Memory access control module 107 is visited MTP storer 113 by MTP storer IO interface and is exported memory data to be sent to the output pretreatment module according to address signal; Described output pretreatment module 105 receives pseudo random number to be sent and memory data to be sent, generates data to be sent to cyclic check module 102 through the output pretreatment module; Cyclic check module 102 is finished the reflected code coding to data to be sent, generates data to be encoded and outputs to coder module 106; Described coder module 106 is finished the coding of data to be encoded, generates and treats that modulating data outputs to the modulation circuit 203 of rf analog front-end; The clock signal of system of clock circuit 206 inputs of 111 pairs of rf analog front-ends of described clock generating module carries out frequency division and produces the required clock signal of each module, and the reset signal of reset circuit 205 inputs of 112 pairs of rf analog front-ends of reset generation module is carried out synchronous processing and produced the required reset signal of each module in the digital baseband processor.Digital baseband processor provides 1.8V high level and the low level working power voltage of 1V by the reference voltage-stabilizing circuit 202 of rf analog front-end.
The course of work to the electronic tag that adopts the clutch state supervisory circuit is described in detail below, for convenience of explanation, here, is example with the clutch state of electronic lock.
In conjunction with Fig. 2, when the electronic tag (hereinafter to be referred as electronic tag) that adopts the clutch state supervisory circuit was in the radio-frequency (RF) identification field, its course of work was as follows:
Step (a): electronic tag enters the radio-frequency (RF) identification field, the rf analog front-end of electronic tag works on power, benchmark Voltage stabilizing module 202 provides low level operating voltage and high level operating voltage (present embodiment low level and high level be value 1V, 1.8V respectively) for digital baseband processor, 112 pairs of State Control machines of reset generation module module 104 resets, the radiofrequency signal that demodulator circuit 204 beginning demodulation antennas receive, the clutch state supervisory circuit is gathered the clutch state of lockset;
Step (b): State Control machine module 104 detects the clutch state supervisory circuit, and when status signal swith_on is high level (the high level value is 1V herein, and the low level value is 0V), the clutch state of promptly representing lockset changes step (c) over to for opening; Otherwise clutch state changes step (d) over to for closing;
Step (c): State Control machine control module 104 calculated address signals are to memory access control module 107, the related memory cell that storage is unblanked to write down carries out read-write operation, new recorded data more, and the voltage control signal power_control that will be input to the clutch state supervisory circuit draws high and is high level, if the power supply power supply finishes to change step (m) over to otherwise changes step (d) over to;
104 pairs of decoder module 101 of step (d) State Control machine module, cyclic check module 102, coder module 106, input pretreatment module 103, output pretreatment module 105, memory access control module 107, pseudorandom number generator module 108, collision counter module 109, timer conter module 110, clock generating module 111 resets, and reads the data in the MTP storer 113, the cyclic check CRC result of computational data;
Step (e) State Control machine module 104 detects the clutch state supervisory circuit, and when status signal swith_on was high level, the clutch state of promptly representing lockset changed step (c) over to, otherwise changes step (f) over to for opening;
Step (f): State Control machine module 104 is opened decoder module 101, off state controller module 104 self clock then, and State Control machine module 104 is in dormant state;
Step (g): decoder module 101 begins to detect from the demodulating data of demodulator circuit 204 inputs of rf analog front-end, when detect available frame count according to the time, decoder module 101 wake-up states controller modules 104;
Step (h): State Control machine module 104 is opened input pretreatment module 103 and cyclic check module 102, decoder module 101 receives demodulating data, decode through decoder module, export decoded data, decoded data divides two-way, one the road to importing pretreatment module 103, a road to cyclic check module 102; Input pretreatment module 103 is finished the input pre-service of decoded data, generates pending data and pending order and outputs to State Control machine module 104; The module of cyclic check simultaneously 102 is finished the cyclic check of decoded data, generates the cyclic check result and outputs to State Control machine module 104;
Step (i): when State Control machine module 104 detects 102 pairs of cyclic check modules the cyclic check of decoded data has been finished, State Control machine module 104 is turn-offed decoder module 101, input pretreatment module 103 and cyclic check module 102, State Control machine module 104 receives pending data and pending order simultaneously, generate control signal through State Control machine module analysis with after handling, according to the control signal unlatching and to pseudorandom number generator module 108, collision counter module 109 and timer conter module operate 110, and close pseudorandom number generator module 108 after operation is finished, collision counter module 109 and timer conter module 110;
Step (j): State Control machine module 104 is opened output pretreatment module 105 and memory access control module 107, State Control machine module 104 OPADD signals arrive memory access control module 107, and export pseudo random number to be sent to output pretreatment module 105; The memory access control module by MTP storer 113 input/output port visit MTP storer, is exported memory data to be sent to output pretreatment module 105 according to address signal;
Step (k): State Control machine module 104 ON cycle check code module 102 and coder module 106, output pretreatment module 105 receives pseudo random number to be sent and memory data to be sent, generates data to be sent to cyclic check module 102 through output pretreatment module 105; Cyclic check module 102 is finished the reflected code coding to data to be sent, and the data to be encoded behind the reflected code coding are outputed to coder module 106; Coder module 106 is finished the coding to the data to be encoded behind the reflected code coding, and the modulation circuit of modulating data to rf analog front-end treated in output; After the rf analog front-end modulation circuit is modulated data, by the communication between antenna realization and the read write line.
Step (1): after coder module 106 codings are finished, State Control machine module 104 is closed output pretreatment module 105, cyclic check module 102, memory access control module 107 and coder module 106, State Control machine module 104 is checked whether power down of power supplys, power down changes step (m) over to, otherwise changes step (e) over to;
Step (m): power supply power-fail, all modules quit work.
When the electronic tag that adopts the clutch state supervisory circuit is in radio-frequency (RF) identification outside the venue the time, its course of work is as follows:
Step (A): when lockset is opened, the clutch state supervisory circuit is to the reference voltage-stabilizing circuit 202 output direct current supply voltages of electronic tag rf analog front-end, rf analog front-end works on power, 112 pairs of State Control machines of reset generation module module 104 of baseband processor resets the clutch state of clutch state monitor circuit monitors lockset;
Step (B): State Control machine module 104 detects the clutch state supervisory circuit, and when status signal swith_on is high level (the high level value is 1V herein, and the low level value is 0V), the clutch state of promptly representing lockset changes step (C) over to for opening; Otherwise clutch state changes step (D) over to for closing;
Step (C): State Control machine control module 104 calculated address signals are to memory access control module 107, the related memory cell that storage is unblanked to write down carries out read-write operation, new recorded data more, and the voltage control signal power_control that will be input to the clutch state supervisory circuit draws high and is high level;
Step (D): the power supply power-fail of clutch state supervisory circuit, clutch state supervisory circuit stop reference voltage-stabilizing circuit 202 power supplies to rf analog front-end, and electronic tag quits work.
To sum up, because the existing relatively lock clutch state acquisition circuit of clutch state supervisory circuit of the present invention, can adopt the integrated circuit (IC)-components with the electronic label chip same process to realize that circuit structure is simple, and power consumption is lower, thereby can be integrated in electronic label chip inside.The electronic tag of integrated clutch state supervisory circuit is as the Internet of Things monitor node of container, proof box circulation in the logistic industry, and the clutch state of monitoring containers, proof box has timely guaranteed the security of container, proof box circulation; Adopt the electronic tag of clutch state supervisory circuit to take into account the function of ordinary passive ultrahigh frequency electronic tag in the radio-frequency field simultaneously, simultaneously no matter extraneous the radio-frequency field that has or not all can finish record for the clutch state number of times.Because what the present invention adopted is passive ultrahigh frequency electronic tag, can also effectively reduce the consumption and the volume in kind of power consumption, reduced dependence for external power source, strengthened practicality for various particular application.
Those of ordinary skill in the art will appreciate that embodiment described here is in order to help reader understanding's principle of the present invention, should to be understood that protection scope of the present invention is not limited to such special statement and embodiment.Those of ordinary skill in the art can make various other various concrete distortion and combinations that do not break away from essence of the present invention according to these technology enlightenments disclosed by the invention, and these distortion and combination are still in protection scope of the present invention.
Claims (3)
1. clutch state supervisory circuit that is used for electronic tag, it is characterized in that, comprise: the PMOS pipe, Sheffer stroke gate, first phase inverter, level conversion unit and latch, wherein, the source electrode of the first input end of described Sheffer stroke gate, described PMOS pipe and the input end of described latch link together, as the input end of the clutch state signal of clutch state supervisory circuit; The body end of described PMOS pipe is connected to outside power-supply battery; Second input end of described Sheffer stroke gate is connected with the output terminal of first phase inverter; The output terminal of described Sheffer stroke gate is connected with the Enable Pin of latch; The positive output end of described latch is connected with the grid of PMOS pipe; The drain electrode of described PMOS pipe is to described electronic tag output supply voltage; Described level conversion unit is used for the status signal that drain voltage with described PMOS pipe is converted to the digital baseband processor that is used to be input to described electronic tag; The input end of described first phase inverter is imported the voltage control signal of the digital baseband processor of described electronic tag.
2. clutch state supervisory circuit according to claim 1, it is characterized in that, described level conversion unit comprises second phase inverter and the 3rd phase inverter, the input end of described second phase inverter links to each other with the drain electrode of described PMOS pipe as the input end of described level conversion unit, and the output terminal of described second phase inverter links to each other with the input end of described the 3rd phase inverter; The output terminal of described the 3rd phase inverter is as the output terminal of the described level conversion unit digital baseband processor output status signal to electronic tag.
3. electronic tag that adopts claim 1 or 2 described clutch state supervisory circuits, described electronic tag comprises antenna, rf analog front-end and digital baseband processor, described rf analog front-end comprises reference voltage-stabilizing circuit, described digital baseband processor comprises State Control machine module, it is characterized in that, described electronic tag also comprises the clutch state supervisory circuit, described clutch state supervisory circuit is connected with the State Control machine module of digital baseband processor and to State Control machine module output status signal, the voltage control signal of while accepting state controller module input, described clutch state supervisory circuit is connected with the reference voltage-stabilizing circuit of rf analog front-end and provides supply voltage to reference voltage-stabilizing circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110225727 CN102289708B (en) | 2011-08-08 | 2011-08-08 | Clutch state monitoring circuit and electronic tag adopting same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110225727 CN102289708B (en) | 2011-08-08 | 2011-08-08 | Clutch state monitoring circuit and electronic tag adopting same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102289708A true CN102289708A (en) | 2011-12-21 |
| CN102289708B CN102289708B (en) | 2013-04-03 |
Family
ID=45336112
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110225727 Active CN102289708B (en) | 2011-08-08 | 2011-08-08 | Clutch state monitoring circuit and electronic tag adopting same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102289708B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102622645A (en) * | 2012-03-31 | 2012-08-01 | 电子科技大学 | Radio frequency front end of radio frequency identification (RFID) electronic tag |
| CN103761561A (en) * | 2013-12-23 | 2014-04-30 | 电子科技大学 | Ultrahigh frequency Internet of Things chip compatible with ISO18000-6C standards |
| CN113472382A (en) * | 2021-06-29 | 2021-10-01 | Oppo广东移动通信有限公司 | Wireless communication method, wireless communication device, electronic tag, and storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090201152A1 (en) * | 2007-11-26 | 2009-08-13 | Karr Lawrence J | Anti-tamper cargo container locator system |
| CN101814204A (en) * | 2009-02-23 | 2010-08-25 | 鸿富锦精密工业（深圳）有限公司 | Warehouse management system and method |
| CN202189386U (en) * | 2011-08-08 | 2012-04-11 | 电子科技大学 | Opening and closing state monitoring circuit and electronic label adopting same |
-
2011
- 2011-08-08 CN CN 201110225727 patent/CN102289708B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090201152A1 (en) * | 2007-11-26 | 2009-08-13 | Karr Lawrence J | Anti-tamper cargo container locator system |
| CN101814204A (en) * | 2009-02-23 | 2010-08-25 | 鸿富锦精密工业（深圳）有限公司 | Warehouse management system and method |
| CN202189386U (en) * | 2011-08-08 | 2012-04-11 | 电子科技大学 | Opening and closing state monitoring circuit and electronic label adopting same |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102622645A (en) * | 2012-03-31 | 2012-08-01 | 电子科技大学 | Radio frequency front end of radio frequency identification (RFID) electronic tag |
| CN102622645B (en) * | 2012-03-31 | 2015-01-07 | 电子科技大学 | Radio frequency front end of radio frequency identification (RFID) electronic tag |
| CN103761561A (en) * | 2013-12-23 | 2014-04-30 | 电子科技大学 | Ultrahigh frequency Internet of Things chip compatible with ISO18000-6C standards |
| CN103761561B (en) * | 2013-12-23 | 2017-01-04 | 电子科技大学 | The hyperfrequency Internet of Things chip of compatible ISO18000-6C standard |
| CN113472382A (en) * | 2021-06-29 | 2021-10-01 | Oppo广东移动通信有限公司 | Wireless communication method, wireless communication device, electronic tag, and storage medium |
| CN113472382B (en) * | 2021-06-29 | 2023-04-07 | Oppo广东移动通信有限公司 | Wireless communication method, wireless communication device, electronic tag, and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102289708B (en) | 2013-04-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101833638A (en) | Passive ultrahigh frequency electronic tag chip digital baseband processor and control method thereof | |
| CN101942936B (en) | Control method of lockup clutch state collecting circuit | |
| CN103019132B (en) | Chip and method for realizing low-power-consumption mode | |
| CN103810521A (en) | Digital baseband processor for passive RFID (radio frequency identification) electronic tag | |
| CN104598962B (en) | A kind of active passive type dual-band chip and RFID system | |
| Myny et al. | A 128b organic RFID transponder chip, including Manchester encoding and ALOHA anti-collision protocol, operating with a data rate of 1529b/s | |
| CN108183731A (en) | A kind of low power architecture system of ultra-high-frequency passive RFID digital basebands | |
| CN102289708B (en) | Clutch state monitoring circuit and electronic tag adopting same | |
| CN101915025B (en) | Lock clutch state acquisition circuit and radio frequency identification electronic tag integrating same | |
| CN102063638B (en) | Rectification circuit for radio frequency electronic tags | |
| CN201413526Y (en) | Novel radio frequency identification (RFID) chip with different frequencies | |
| CN105160370A (en) | Management system of cable carrying RFID chip | |
| CN202189386U (en) | Opening and closing state monitoring circuit and electronic label adopting same | |
| CN114386539B (en) | Zero-power-consumption node equipment, working method and zero-power-consumption system | |
| CN201993793U (en) | Electronic license plate label | |
| CN102346869A (en) | Ultrahigh-frequency sensor tag chip | |
| CN102394612B (en) | Reset circuit based on low-voltage detection function | |
| CN101916353B (en) | Lock clutch state acquisition circuit and radio frequency identification device using same | |
| CN108985424A (en) | A kind of clutch state monitoring circuit and the electronic tag using the circuit | |
| CN202453983U (en) | Access card reader | |
| CN104850812B (en) | A kind of energy-conservation card reading circuit of radio-frequency card, method and system | |
| CN204256772U (en) | A kind of passive double-end mouth UHF RFID label tag | |
| CN205080578U (en) | Electron is signed and is sealed | |
| CN103177285A (en) | Passive low power consumption ultrahigh frequency electronic tag chip and low power consumption control method | |
| CN103116735B (en) | Passive tag zone bit circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |