CN101915025B - Lock clutch state acquisition circuit and radio frequency identification electronic tag integrating same - Google Patents

Lock clutch state acquisition circuit and radio frequency identification electronic tag integrating same Download PDF

Info

Publication number
CN101915025B
CN101915025B CN2010102468412A CN201010246841A CN101915025B CN 101915025 B CN101915025 B CN 101915025B CN 2010102468412 A CN2010102468412 A CN 2010102468412A CN 201010246841 A CN201010246841 A CN 201010246841A CN 101915025 B CN101915025 B CN 101915025B
Authority
CN
China
Prior art keywords
lock clutch
clutch state
circuit
module
nmos
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2010102468412A
Other languages
Chinese (zh)
Other versions
CN101915025A (en
Inventor
王耀
咸凛
文光俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CN2010102468412A priority Critical patent/CN101915025B/en
Publication of CN101915025A publication Critical patent/CN101915025A/en
Application granted granted Critical
Publication of CN101915025B publication Critical patent/CN101915025B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention relates to a lock clutch state acquisition circuit and a radio frequency identification electronic tag integrating the same. The lock clutch state acquisition circuit comprises a switch (S1), a first NMOS tube (MR1), a second NMOS tube (MR2), a third NMOS tube (MR3), a fourth NMOS tube (MR4), a PMOS tube (T1), a triode (T2), a fifth NMOS tube (T3), a power supply battery (B1), a trigger (D1) and a direct current-direct current voltage conversion circuit. The invention has the advantages that: the lock clutch state acquisition circuit has the advantages of low power consumption and interference resistance and can be integrated into the electronic tag, so the lock clutch state acquisition circuit can easily combined with the electronic tag to be used as a node for monitoring Internet of things with flowing containers and safety boxes in the logistics industry, can timely monitor the lock clutch state of the containers and safety boxes, and ensures the flowing safety of the containers and safety boxes.

Description

The radio frequency recognizing electronic label of lock clutch state acquisition circuit and integrated this circuit
Technical field
The invention belongs to the electronic circuit technology field, relate in particular to the lock clutch state acquisition circuit of lockset and adopt the radio frequency recognizing electronic label of this circuit.
Background technology
Radio frequency identification (RFID, Radio Frequency Identification) technology is to utilize the RF-wise purposes such as identification, tracking, location and management of communication to reach article at a distance.REID is in industrial automation, business automation, and the communications and transportation control and management, various fields such as false proof, even military use is with a wide range of applications, and caused at present widely and paid close attention to.
Utilize electronic tag that REID makes and reader by use widely, particularly as the electronic tag of the node of Internet of Things, can effectively store adhere to article various information and through with these information of communications of reader.In logistic industries such as containerized traffic management, strongbox, people hope and can effectively monitor lock clutch (opening and closing) status information through the mode of on container, adhering to electronic tag that the behavior of container or strongbox is opened in monitoring.
The function that most electronic lock of the prior art only possesses antitheft, reports to the police; Have only few portions of electronics lockset to be equipped with the lock clutch state acquisition function, and these locksets with lock clutch state acquisition circuit generally adopt magnetic device to cooperate the method for relay to realize the collection to lock clutch state.But; The lock clutch state acquisition circuit of this lockset has following shortcoming: 1. because relay consumption power consumption is big, if use external power source to have the big shortcoming of small product size, if use battery; Then exist battery power consumption too fast, product continues short shortcoming service time.2. owing to adopted magnetic device, lockset receives the interference of external environment easily under the environment of strong magnetic and forceful electric power, thus the clutch state of wrong judgement lock.
Because there is above-mentioned shortcoming in existing lockset with lock clutch state acquisition circuit, therefore be not suitable for combining to use as the node of Internet of Things with electronic tag.
Summary of the invention
The objective of the invention is for overcome existing lock clutch state acquisition circuit exist power consumption excessive be subject to the shortcoming of outside electromagnetic interference, a kind of lock clutch state acquisition circuit has been proposed.
To achieve these goals; A kind of lock clutch state acquisition circuit is provided; The lock clutch state acquisition circuit; Comprise that switch (S1), NMOS pipe (MR1), the 2nd NMOS pipe (MR2), the 3rd NMOS pipe (MR3), the 4th NMOS pipe (MR4), PMOS pipe (T1), triode (T2), the 5th NMOS manage (T3), power-supply battery (B1), trigger (D1) and DC-to-dc voltage conversion circuit, said power-supply battery (B1) is to insert integrated circuit from the outside; After a said NMOS manages (MR1) grid and drain electrode is connected, link to each other with battery (B1) is anodal again; Said NMOS pipe (MR1) source electrode is connected with first end (a) of switch (S1); After said the 2nd NMOS manages (MR2) grid and drain electrode is connected, be connected with second end (b) of switch (S1) again; Said the 2nd NMOS pipe (MR2) source electrode is connected to ground; After said the 3rd NMOS manages (MR3) grid and drain electrode is connected, be connected with PMOS pipe (T1) drain electrode again; Said the 3rd NMOS pipe (MR3) source electrode is connected with triode (T2) base stage; After said the 4th NMOS manages (MR4) grid and drain electrode is connected, be connected with battery (B1) positive pole again; Said the 4th NMOS pipe (MR4) source electrode is connected with triode (T2) colelctor electrode; Second end (b) of said triode (T2) base stage and switch (S1) is connected; Said triode (T2) colelctor electrode is connected with PMOS pipe (T1) grid; Said triode (T2) base stage is managed (T3) drain electrode with the 5th NMOS and is connected; The source electrode of said PMOS pipe (T1) is connected with drain electrode with the grid that the 4th NMOS manages (MR4); Said PMOS pipe (T1) drain electrode is connected with the power end (I) of DC-to-dc voltage conversion circuit; Said the 5th NMOS pipe (T3) source electrode is connected to ground; Said the 5th NMOS pipe (T3) grid is connected with the data output end (Q) of trigger (D1); The data input pin (D) of described trigger (D1) is connected with second end (b) of switch (S1); The voltage control signal (power_control) of the digital baseband processor of input end of clock (CP) the input radio frequency identification electronic tag of said trigger (D1); The power end (VDD) of said trigger (D1) is connected with second end (b) of lock clutch signaling switch (S1); Said DC-to-dc (DC-DC) voltage conversion circuit voltage input end (I) is connected to PMOS pipe (T1) drain electrode; Said DC-to-dc (DC-DC) voltage conversion circuit ground connection input (J) is connected to ground; Described DC-to-dc (DC-DC) voltage conversion circuit to the rf analog front-end output low level operating voltage and the high level operating voltage of radio frequency recognizing electronic label, is locked clutch signal (key_opened) to the digital baseband processor output first lock clutch signal (switch_on) and second of radio frequency recognizing electronic label respectively.
Another object of the present invention is in order to solve the difficulty of electronic tag to the lock clutch state monitoring, to have proposed a kind of radio frequency recognizing electronic label of integrated lock clutch state acquisition circuit, can being easy to the lock clutch state information gathering to radio frequency recognizing electronic label.
To achieve these goals; A kind of radio frequency recognizing electronic label of integrated above-mentioned lock clutch state acquisition circuit is provided; Said electronic tag comprises antenna, rf analog front-end and digital baseband processor; Said rf analog front-end comprises the said reference mu balanced circuit; Said digital baseband processor comprises State Control machine module; It is characterized in that said rf analog front-end also comprises above-mentioned lock clutch state acquisition circuit, said lock clutch state acquisition circuit is connected with the State Control machine module of digital baseband processor and exports the first lock clutch state signal and the second lock clutch state signal to State Control machine module; The voltage control signal (power_control) of while accepting state controller module input, said lock clutch state acquisition circuit is connected with the reference voltage-stabilizing circuit of rf analog front-end and to reference voltage-stabilizing circuit high level operating voltage and low level operating voltage is provided.
Beneficial effect of the present invention: the existing relatively lock clutch state acquisition circuit of lock clutch state acquisition circuit of the present invention has low-power consumption and jamproof advantage; And can be integrated in electronic tag inside; Therefore the lock clutch state acquisition circuit can be relatively easy to combine the Internet of Things monitor node as container, strongbox circulation in the logistic industry with electronic tag; The lock clutch state of monitoring containers, strongbox has guaranteed the safety that container, strongbox circulate timely.Adopt the radio frequency recognizing electronic label of lock clutch state acquisition circuit to take into account the function of ordinary passive ultrahigh frequency electronic tag in the radiofrequency field simultaneously, no matter the external world has or not radiofrequency field all can accomplish the record for unlocking times simultaneously.Because what the present invention adopted is passive ultrahigh frequency electronic tag, can also effectively reduce the consumption and volume in kind of power consumption, reduced dependence for external power source, strengthened practicality for various particular application.
Description of drawings
Fig. 1 is that the present invention locks clutch Acquisition Circuit schematic diagram.
Fig. 2 is the radio frequency recognizing electronic label schematic diagram of integrated lock clutch Acquisition Circuit of the present invention.
Description of reference numerals: switch S 1, NMOS pipe MR1, the 2nd NMOS pipe MR2, the 3rd NMOS pipe MR3, the 4th NMOS pipe MR4, PMOS pipe T1, triode T2, the 5th NMOS pipe T3, power-supply battery B1, trigger D1.Decoder module 101, cyclic check module 102, input pre-processing module 103, State Control machine module 104, output pre-processing module 105, coder module 106, memory access control module 107, pseudorandom number generator module 108, collision counter module 109, timer conter module 110, clock generating module 111, reset generation module 112, MTP memory 113.Rectification circuit 201, reference voltage-stabilizing circuit 202, modulation circuit 203, demodulator circuit 204, reset circuit 205, clock circuit 206.
The specific embodiment
Below in conjunction with accompanying drawing and concrete specific embodiment the present invention is done further explanation:
As shown in Figure 1, the circuit structure of lock clutch state acquisition circuit is following: the on off state Acquisition Circuit comprises switch S 1, NMOS pipe MR1, the 2nd NMOS pipe MR2, the 3rd NMOS pipe MR3, the 4th NMOS pipe MR4, PMOS pipe T1, triode T2, the 5th NMOS pipe T3, power-supply battery B1, trigger D1 and DC-to-dc voltage conversion circuit.
In conjunction with Fig. 1, the connected mode of each device and port is following: said power-supply battery B1 inserts integrated circuit from the outside; After a said NMOS manages the MR1 grid and drain electrode is connected, link to each other with battery B1 is anodal again; Said NMOS pipe MR1 source electrode is connected with the first end a of switch S 1; After said the 2nd NMOS manages the MR2 grid and drain electrode is connected, be connected with the second end b of switch S 1 again; Said the 2nd NMOS pipe MR2 source electrode is connected to ground; After said the 3rd NMOS manages the MR3 grid and drain electrode is connected, be connected with PMOS pipe T1 drain electrode again; Said the 3rd NMOS pipe MR3 source electrode is connected with triode T2 base stage; After said the 4th NMOS manages the MR4 grid and drain electrode is connected, be connected with battery B1 positive pole again; Said the 4th NMOS pipe MR4 source electrode is connected with triode T2 colelctor electrode; The second end b of said triode T2 base stage and switch S 1 is connected; Said triode T2 colelctor electrode is connected with PMOS pipe T1 grid; Drain electrode is connected said triode T2 base stage with the 5th NMOS pipe T3; The source electrode of said PMOS pipe T1 is connected with drain electrode with the grid of the 4th NMOS pipe MR4; Said PMOS pipe T1 drain electrode is connected with the power end I of DC-to-dc voltage conversion circuit; Said the 5th NMOS pipe T3 source electrode is connected to ground; Said the 5th NMOS pipe T3 grid is connected with the data output end Q of trigger D1; The data input pin D of described trigger D1 is connected with the second end b of switch S 1; The voltage control signal (power_control) of the digital baseband processor of the CP clock input radio frequency identification electronic tag of said trigger D1; The power end VDD of said trigger D1 is connected with the second end b of lock clutch signaling switch S1; Said DC-to-dc (DC-DC) voltage conversion circuit voltage input end I is connected to PMOS pipe T1 drain electrode; Said DC-to-dc (DC-DC) voltage conversion circuit ground connection input J is connected to ground; Described DC-to-dc (DC-DC) voltage conversion circuit to the rf analog front-end output low level operating voltage (1V) and the high level operating voltage (1.8V) of radio frequency recognizing electronic label, is locked clutch signal (key_opened) to the digital baseband processor output first lock clutch signal (switch_on) and second of radio frequency recognizing electronic label respectively; Said battery B1 negative pole is connected to ground.In conjunction with Fig. 1, lock clutch state acquisition circuit working process is following:
When lock is opened, switch S 1 closure, the power end VDD of trigger D1 and data input pin D connect high voltage; Trigger D1 starts working; Triode T2 base stage is carried out dividing potential drop through NMOS pipe MR1 and the 2nd NMOS pipe MR2, the conducting of triode T2 collector and emitter, and PMOS pipe T1 grid is conducting to ground through triode T2; PMOS pipe T1 pipe source electrode and drain electrode conducting; Battery B1 supplies power to the DC-to-dc voltage conversion circuit through PMOS pipe T1, and simultaneously, PMOS pipe T1 source voltage feeds back to triode T2 base stage through the 3rd NMOS pipe MR3.DC-to-dc (DC-DC) voltage conversion circuit carries out the direct current conversion to the voltage through voltage input end I input; (the low level value is 1V here to the rf analog front-end output low level operating voltage of radio frequency recognizing electronic label and high level operating voltage; The high level value is 1.8V); Simultaneously to the radio frequency baseband processor output first lock clutch signal (switch_on) of radio frequency recognizing electronic label and the lock clutch state of the current lockset of second lock clutch signal (key_opened) indication; (the high level value was 1V here when the clutch signal was high level when the first lock clutch signal and second is locked; The low level value is 0V), represent that promptly the lock clutch state of lockset is unlatching, otherwise lock clutch state is for closing.
When lockset keeps opening; The digital baseband processor of radio frequency recognizing electronic label is drawn high the voltage control signal power_control of the input end of clock CP of the trigger D1 of lock clutch state acquisition circuit input and is high level; Trigger D1 detects the rising edge of voltage control signal power_control; The data output end Q output high level of trigger D1 is given the 5th NMOS pipe T3 source electrode and drain electrode conducting, and triode T2 base stage is conducting to ground, and PMOS pipe T1 source electrode and drain electrode end; Power-supply battery B1 stops DC-to-dc (DC-DC) voltage conversion circuit is supplied power; DC-to-dc (DC-DC) voltage conversion circuit quits work, thereby radio frequency recognizing electronic label is quit work, and automatically voltage control signal power_control is dragged down after the BBP of radio frequency recognizing electronic label quits work to be low level; But this moment, the data output end Q of trigger D1 still kept exporting high level, and DC-to-dc (DC-DC) voltage conversion circuit still is in the state of quitting work.When lockset cut out, lock clutch signaling switch S1 broke off, and the lock clutch state acquisition circuit quits work.When lock is in open mode; To voltage control signal power_control input port input high level, trigger D1 clock port samples power_control output port signal rising edge, and the data output end Q output high level of trigger D1 is to NMOS pipe T3 source electrode and drain electrode conducting; Triode T2 base stage is conducting to ground; PMOS pipe T1 source electrode and drain electrode end, and battery B1 stops the DC-to-dc voltage conversion circuit is supplied power, and 1V and 1.8V power supply are output as 0; The radio frequency recognizing electronic label chip quits work; Voltage control signal power_control output port output low level, but the data output end Q of trigger D1 keeps the output high level at this moment, and the DC-to-dc voltage conversion circuit still is in the state of quitting work.When lock cut out, switch S 1 was broken off, and entire circuit quits work.
Because the main components and parts of above-mentioned lock clutch state acquisition circuit adopt metal-oxide-semiconductor; So can be integrated in the radio frequency recognizing electronic label, therefore the lock clutch state acquisition circuit constituted the radio frequency recognizing electronic label that adopts the lock clutch state acquisition circuit with built-in mode and radio frequency recognizing electronic label.
As shown in Figure 2; A kind of radio frequency recognizing electronic label of integrated above-mentioned lock clutch state acquisition circuit; Said electronic tag comprises antenna, rf analog front-end and digital baseband processor; Said rf analog front-end comprises the said reference mu balanced circuit; Said digital baseband processor comprises State Control machine module; It is characterized in that said rf analog front-end also comprises the lock clutch state acquisition circuit, said lock clutch state acquisition circuit is connected with the State Control machine module of digital baseband processor and exports the first lock clutch state signal and the second lock clutch state signal to State Control machine module; The voltage control signal (power_control) of while accepting state controller module input, said lock clutch state acquisition circuit is connected with the reference voltage-stabilizing circuit of rf analog front-end and to reference voltage-stabilizing circuit high level operating voltage and low level operating voltage is provided.
Above-mentioned rf analog front-end concrete structure comprises rectification circuit 201, reference voltage-stabilizing circuit 202, modulation circuit 203, demodulator circuit 204, reset circuit 205, clock circuit 206 and lock clutch state acquisition circuit; Said antenna directly is connected with rectification circuit 201, modulation circuit 203 and demodulator circuit 204 through the interface PAD of ESD (anti-static protection circuit); The radiofrequency signal that rectification circuit 201 receives antenna is converted into that dc source is divided into the rectification low-voltage and the rectification high voltage offers reference voltage-stabilizing circuit 202; 202 pairs of power supplys of reference voltage-stabilizing circuit carry out voltage stabilizing; For the radio frequency recognizing electronic label digital baseband part provides low supply voltage 1V and high power supply voltage 1.8V; For modulation circuit 203 provides 1.8V operating voltage; For demodulator circuit 204, clock circuit 206 and reset circuit 205 provide 1V operating voltage; Also the low level operating voltage and the low high level operating voltage of DC-to-dc (DC-DC) voltage conversion circuit through the lock clutch state acquisition circuit are attached thereto simultaneously for reference voltage-stabilizing circuit 202; When lockset is opened, if rectification circuit 201 is not then supplied power to reference voltage-stabilizing circuit 202 by DC-to-dc (DC-DC) voltage conversion circuit when reference voltage-stabilizing circuit 202 power supplies; Demodulator circuit 204 recovers the required demodulating data of digital baseband processor of radio frequency identification from radiofrequency signal; Modulation circuit 203 adopts the method for backscattered modulation that the modulating data of radio frequency recognizing electronic label digital baseband processor output is modulated, and realizes the transfer of data of radio frequency recognizing electronic label to reader; Clock circuit 206 provides stable clock signal of system for digital baseband processor, and reset circuit 205 provides required reset signal for digital baseband processor.
The BBP concrete structure of above-mentioned radio frequency recognizing electronic label comprises that digital baseband part comprises State Control machine module 104, decoder module 101, coder module 106, cyclic check module 102, memory access control module 107, input pre-processing module 103, output pre-processing module 105, pseudorandom number generator module 108, collision counter module 109, timer conter module 110, clock generating module 111, reset generation module 112 and MTP memory 113.Said decoder module 101 is imported pre-processing module 103 respectively and is connected with cyclic check module 102; Said cyclic check module 103 is connected with output pre-processing module 105, coder module 106; Said memory access control module 107 is connected with output pre-processing module 105; Behind the demodulating data that the demodulator circuit 204 of said decoder module 101 received RF AFE(analog front end)s provides; Through decoder module 101 decodings, export decoded data, decoded data divides two-way; One the road to importing pre-processing module 103, a road to cyclic check module 102; Said input pre-processing module 103 is accomplished the input preliminary treatment of decoded data, generates pending data and pending order and outputs to State Control machine module 104; After simultaneously cyclic check module 103 is accomplished the cyclic check to decoded data, generate the cyclic check result and output to State Control machine module 104; State Control machine module 104 detects the result of the first lock clutch signal switch_on, the second lock clutch signal key_opened and 102 inputs of cyclic check module; And carry out the lock clutch according to the situation of inspection and write down or receive pending data and pending order; (the high level value is 1V here if the first lock clutch signal switch_on, the second lock clutch signal key_opened are high level; The low level value is 0V); The lock clutch state of expression lockset is then carried out the record of unblanking, after 104 analyses place of State Control machine module for opening; The calculated address signal is to memory access control module 107; The related memory cell that storage is unblanked to write down carries out read-write operation, and after being finished, the voltage control signal power_control of the trigger D1 of lock clutch state acquisition circuit is drawn high and be high level, if carry out data and command process; Then after State Control machine module 104 is analyzed and is handled; Generate five tunnel control signal branches and be clipped to pseudorandom number generator module 108, collision counter module 109, timer conter module 110, clock generating module 111 and reset generation module 112, the calculated address signal arrives memory access control module 107, and exports pseudo random number to be sent to output pre-processing module 105; Memory access control module 107 is visited MTP memory 113 through MTP memory input/output interface and is exported memory data to be sent to the output pre-processing module according to address signal; Described output pre-processing module 105 receives pseudo random number to be sent and memory data to be sent, generates data to be sent to cyclic check module 102 through the output pre-processing module; Cyclic check module 102 is accomplished the cyclic code coding to data to be sent, generates data to be encoded and outputs to coder module 106; Said coder module 106 is accomplished the coding of data to be encoded, generates and treats that modulating data outputs to the modulation circuit 203 of rf analog front-end; The clock signal of system of clock circuit 206 inputs of 111 pairs of rf analog front-ends of said clock generating module carries out frequency division and produces the required clock signal of each module, and the reset signal of reset circuit 205 inputs of 112 pairs of rf analog front-ends of reset generation module is carried out Synchronous Processing and produced the required reset signal of each module in the digital baseband processor.Digital baseband processor provides 1.8V high level and the low level working power voltage of 1V by the reference voltage-stabilizing circuit 202 of rf analog front-end.
The control method of facing the radio frequency recognizing electronic label of integrated lock clutch state acquisition circuit down is described in detail:
In conjunction with Fig. 2, when the radio frequency recognizing electronic label (hereinafter to be referred as radio frequency recognizing electronic label) that adopts the lock clutch state acquisition circuit was in the radio frequency identification field, its control method comprised step:
Step (a): radio frequency recognizing electronic label gets into the radio frequency identification field; The rf analog front-end of radio frequency recognizing electronic label works on power; Benchmark Voltage stabilizing module 202 provides low level operating voltage and high level operating voltage (present embodiment low level and high level be value 1V, 1.8V respectively) for digital baseband processor; 112 pairs of State Control machines of reset generation module module 104 resets; The radiofrequency signal that demodulator circuit 204 beginning demodulation antennas receive, the lock clutch state acquisition circuit is gathered the lock clutch state of lockset;
Step (b): State Control machine module 104 detects the lock clutch state acquisition circuit; (the high level value was 1V here when the clutch signal was high level when the first lock clutch signal and second is locked; The low level value is 0V), the lock clutch state of promptly representing lockset changes step (c) over to for opening; Otherwise lock clutch state changes step (d) over to for closing;
Step (c): State Control machine control module 104 calculated address signals are to memory access control module 107; The related memory cell that storage is unblanked to write down carries out read-write operation; New recorded data more; And the voltage control signal power_control of the trigger D1 of lock clutch state acquisition circuit drawn high be high level, if the power supply power supply finishes to change step (m) over to otherwise changes step (d) over to;
Step (d): 104 pairs of decoder module 101 of State Control machine module, cyclic check module 102, coder module 106; Input pre-processing module 103, output pre-processing module 105, memory access control module 107; Pseudorandom number generator module 108, collision counter module 109, timer conter module 110; Clock generating module 111 resets, and reads the data in the MTP memory 113, cyclic check (the CRC result of calculated data;
Step (e): State Control machine module 104 detects the lock clutch state acquisition circuit, and when the first lock clutch signal and the second lock clutch signal were high level, the lock clutch state of promptly representing lockset changed step (c) over to, otherwise changes step (f) over to for opening;
Step (f): State Control machine module 104 is opened decoder module 101, off state controller module 104 self clock then, and State Control machine module 104 is in resting state;
Step (g): decoder module 101 begins to detect from the demodulating data of demodulator circuit 204 inputs of rf analog front-end, when detect available frame count according to the time, decoder module 101 wake-up states controller modules 104;
Step (h): State Control machine module 104 is opened input pre-processing module 103 and cyclic check module 102; Decoder module 101 receives demodulating data; Through the decoder module decoding, export decoded data, decoded data divides two-way; One the road to importing pre-processing module 103, a road to cyclic check module 102; Input pre-processing module 103 is accomplished the input preliminary treatment of decoded data, generates pending data and pending order and outputs to State Control machine module 104; The module of cyclic check simultaneously 102 is accomplished the cyclic check of decoded data, generates the cyclic check result and outputs to State Control machine module 104;
Step (i): when State Control machine module 104 detects 102 pairs of cyclic check modules the cyclic check of decoded data has been accomplished; State Control machine module 104 is turn-offed decoder module 101, input pre-processing module 103 and cyclic check module 102; State Control machine module 104 receives pending data and pending order simultaneously; Generate control signal through State Control machine module analysis with after handling; Operate 110 according to the control signal unlatching and to pseudorandom number generator module 108, collision counter module 109 and timer conter module, and after operation is accomplished, close pseudorandom number generator module 108, collision counter module 109 and timer conter module 110;
Step (j): State Control machine module 104 is opened output pre-processing module 105 and memory access control module 107; State Control machine module 104 OPADD signals arrive memory access control module 107, and export pseudo random number to be sent to output pre-processing module 105; The memory access control module through MTP memory 113 input/output ports visit MTP memory, is exported memory data to be sent to output pre-processing module 105 according to address signal;
Step (k): State Control machine module 104 ON cycle check code modules 102 and coder module 106; Output pre-processing module 105 receives pseudo random number to be sent and memory data to be sent, generates data to be sent to cyclic check module 102 through output pre-processing module 105; Cyclic check module 102 is accomplished the cyclic code coding to data to be sent, and the data to be encoded behind the cyclic code coding are outputed to coder module 106; Coder module 106 is accomplished the coding to the data to be encoded behind the cyclic code coding, and the modulation circuit of modulating data to rf analog front-end treated in output; After the rf analog front-end modulation circuit is modulated data, through the communication between antenna realization and the read write line.
Step (l): after coder module 106 codings are accomplished; State Control machine module 104 is closed output pre-processing module 105, cyclic check module 102, memory access control module 107 and coder module 106; The whether power down of State Control machine module 104 inspection power supplys; Power down changes step (m) over to, otherwise changes step (e) over to;
Step (m): power supply power-fail, all modules quit work.
When the radio frequency recognizing electronic label of integrated lock clutch state acquisition circuit is in radio frequency identification outside the venue the time, its control method comprises step:
Step (A): when lockset is opened; The lock clutch state acquisition circuit is started working; The DC-to-dc voltage conversion circuit of lock clutch state acquisition circuit provides low level operating voltage and high level operating voltage (present embodiment low level and high level be value 1V, 1.8V respectively) to the reference voltage-stabilizing circuit 202 of rf analog front-end; Rf analog front-end works on power; 112 pairs of State Control machines of reset generation module module 104 of BBP resets, and the lock clutch state acquisition circuit is gathered the lock clutch state of lockset;
Step (B): State Control machine module 104 detects the lock clutch state acquisition circuit; (the high level value was 1V here when the clutch signal was high level when the first lock clutch signal and second is locked; The low level value is 0V), the lock clutch state of promptly representing lockset changes step (C) over to for opening; Otherwise lock clutch state changes step (D) over to for closing;
Step (C): State Control machine control module 104 calculated address signals are to memory access control module 107; The related memory cell that storage is unblanked to write down carries out read-write operation; New recorded data more, and the voltage control signal power_control of the trigger D1 of lock clutch state acquisition circuit drawn high be high level;
Step (D): the power supply power-fail of lock clutch state acquisition circuit, the DC-to-dc voltage conversion circuit of lock clutch state acquisition circuit stop reference voltage-stabilizing circuit 202 power supplies to rf analog front-end, and rfid device quits work.
In sum; Because the existing relatively lock clutch state acquisition circuit of lock clutch state acquisition circuit of the present invention has low-power consumption and jamproof advantage; And provide and be integrated in the inner concrete grammar of radio frequency recognizing electronic label; Therefore the lock clutch state acquisition circuit can be relatively easy to combine the Internet of Things monitor node as container, strongbox circulation in the logistic industry with electronic tag; The lock clutch state of monitoring containers, strongbox has guaranteed the safety that container, strongbox circulate timely.Adopt the RFID tag of lock clutch state acquisition circuit to take into account the function of ordinary passive ultrahigh frequency electronic tag in the radiofrequency field, no matter the external world has or not radiofrequency field all can accomplish the record for unlocking times simultaneously.Because what the present invention adopted is radio frequency recognizing electronic label, can also effectively reduce the consumption and volume in kind of power consumption, reduced dependence for external power source, strengthened practicality for various particular application.
Those of ordinary skill in the art will appreciate that embodiment described here is in order to help reader understanding's principle of the present invention, should to be understood that protection scope of the present invention is not limited to such special statement and embodiment.Those of ordinary skill in the art can make various other various concrete distortion and combinations that do not break away from essence of the present invention according to these teachings disclosed by the invention, and these distortion and combination are still in protection scope of the present invention.

Claims (2)

1. lock clutch state acquisition circuit; It is characterized in that; Comprise that switch (S1), NMOS pipe (MR1), the 2nd NMOS pipe (MR2), the 3rd NMOS pipe (MR3), the 4th NMOS pipe (MR4), PMOS pipe (T1), triode (T2), the 5th NMOS manage (T3), power-supply battery (B1), trigger (D1) and DC-to-dc voltage conversion circuit, said power-supply battery (B1) is to insert integrated circuit from the outside; After a said NMOS manages (MR1) grid and drain electrode is connected, link to each other with battery (B1) is anodal again; Said NMOS pipe (MR1) source electrode is connected with first end (a) of switch (S1); After said NMOS manages (MR2) grid and drain electrode is connected, be connected with second end (b) of switch (S1) again; Said the 2nd NMOS pipe (MR2) source electrode is connected to ground; After said the 3rd NMOS manages (MR3) grid and drain electrode is connected, be connected with PMOS pipe (T1) drain electrode again; Said the 3rd NMOS pipe (MR3) source electrode is connected with triode (T2) base stage; After said the 4th NMOS manages (MR4) grid and drain electrode is connected, be connected with battery (B1) positive pole again; Said the 4th NMOS pipe (MR4) source electrode is connected with triode (T2) colelctor electrode; Second end (b) of said triode (T2) base stage and switch (S1) is connected; Said triode (T2) colelctor electrode is connected with PMOS pipe (T1) grid; Said triode (T2) base stage is managed (T3) drain electrode with the 5th NMOS and is connected; The source electrode of said PMOS pipe (T1) is connected with drain electrode with the grid that the 4th NMOS manages (MR4); Said PMOS pipe (T1) drain electrode is connected with the power end (I) of DC-to-dc voltage conversion circuit; Said the 5th NMOS pipe (T3) source electrode is connected to ground; Said the 5th NMOS pipe (T3) grid is connected with the data output end (Q) of trigger (D1); The data input pin (D) of described trigger (D1) is connected with second end (b) of switch (S1); The voltage control signal of the digital baseband processor of input end of clock (CP) the input radio frequency identification electronic tag of said trigger (D1); The power end (VDD) of said trigger (D1) is connected with second end (b) of lock clutch signaling switch (S1); Said DC-to-dc (DC-DC) voltage conversion circuit voltage input end (I) is connected to PMOS pipe (T1) drain electrode; Said DC-to-dc (DC-DC) voltage conversion circuit ground connection input (J) is connected to ground; Described DC-to-dc (DC-DC) voltage conversion circuit to the rf analog front-end output low level operating voltage and the high level operating voltage of radio frequency recognizing electronic label, is locked the clutch signal to the digital baseband processor output first lock clutch signal and second of radio frequency recognizing electronic label respectively.
2. the radio frequency recognizing electronic label of an integrated lock clutch state acquisition circuit as claimed in claim 1; Said electronic tag comprises antenna, rf analog front-end and digital baseband processor; Said rf analog front-end comprises the said reference mu balanced circuit; Said digital baseband processor comprises State Control machine module; It is characterized in that; Said rf analog front-end also comprises lock clutch state acquisition circuit as claimed in claim 1; Said lock clutch state acquisition circuit is connected with the State Control machine module of digital baseband processor and exports the first lock clutch state signal and the second lock clutch state signal to State Control machine module, the voltage control signal of while accepting state controller module input, and said lock clutch state acquisition circuit is connected with the reference voltage-stabilizing circuit of rf analog front-end and to reference voltage-stabilizing circuit high level operating voltage and low level operating voltage is provided.
CN2010102468412A 2010-08-06 2010-08-06 Lock clutch state acquisition circuit and radio frequency identification electronic tag integrating same Active CN101915025B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010102468412A CN101915025B (en) 2010-08-06 2010-08-06 Lock clutch state acquisition circuit and radio frequency identification electronic tag integrating same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010102468412A CN101915025B (en) 2010-08-06 2010-08-06 Lock clutch state acquisition circuit and radio frequency identification electronic tag integrating same

Publications (2)

Publication Number Publication Date
CN101915025A CN101915025A (en) 2010-12-15
CN101915025B true CN101915025B (en) 2012-11-07

Family

ID=43322642

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010102468412A Active CN101915025B (en) 2010-08-06 2010-08-06 Lock clutch state acquisition circuit and radio frequency identification electronic tag integrating same

Country Status (1)

Country Link
CN (1) CN101915025B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101916353B (en) * 2010-08-06 2013-05-08 电子科技大学 Lock clutch state acquisition circuit and radio frequency identification device using same
CN102142100A (en) * 2011-04-08 2011-08-03 华中科技大学 High-frequency passive RFID (Radio Frequency Identification) analog front end circuit
CN102637261B (en) * 2012-04-11 2015-02-18 东莞市巨细信息科技有限公司 RFID (Radio Frequency Identification) electronic tag integrated with electrocardiosignal collecting circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0140028A2 (en) * 1983-10-24 1985-05-08 Klaus Dr. Meister Safety locking installation with a biaxial clutch device, locking magnet, driver and reserve circuit
CN200992861Y (en) * 2006-12-18 2007-12-19 汉王科技股份有限公司 Alarm anti-theft door lock
CN101205772A (en) * 2006-12-18 2008-06-25 汉王科技股份有限公司 Face-discrimination keyhole-free alarm burglar-proof door lock
CN101519928A (en) * 2009-04-07 2009-09-02 温州市创力电子有限公司 Reinforced electronic control safety-protection lock

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0140028A2 (en) * 1983-10-24 1985-05-08 Klaus Dr. Meister Safety locking installation with a biaxial clutch device, locking magnet, driver and reserve circuit
CN200992861Y (en) * 2006-12-18 2007-12-19 汉王科技股份有限公司 Alarm anti-theft door lock
CN101205772A (en) * 2006-12-18 2008-06-25 汉王科技股份有限公司 Face-discrimination keyhole-free alarm burglar-proof door lock
CN101519928A (en) * 2009-04-07 2009-09-02 温州市创力电子有限公司 Reinforced electronic control safety-protection lock

Also Published As

Publication number Publication date
CN101915025A (en) 2010-12-15

Similar Documents

Publication Publication Date Title
CN101942936B (en) Control method of lockup clutch state collecting circuit
CN101833638A (en) Passive ultrahigh frequency electronic tag chip digital baseband processor and control method thereof
CN104598962B (en) A kind of active passive type dual-band chip and RFID system
CN103019132B (en) Chip and method for realizing low-power-consumption mode
CN101915025B (en) Lock clutch state acquisition circuit and radio frequency identification electronic tag integrating same
CN103810521A (en) Digital baseband processor for passive RFID (radio frequency identification) electronic tag
CN102289708B (en) Clutch state monitoring circuit and electronic tag adopting same
CN201413526Y (en) Novel radio frequency identification (RFID) chip with different frequencies
CN105160370A (en) Management system of cable carrying RFID chip
CN201993793U (en) Electronic license plate label
CN101916353B (en) Lock clutch state acquisition circuit and radio frequency identification device using same
CN201251801Y (en) Intelligent withdrawal case with electronic identity card and time recorder
CN202189386U (en) Opening and closing state monitoring circuit and electronic label adopting same
CN104504516A (en) Transformer substation article management system based on IOT (Internet Of Things) technology and control method thereof
CN202886907U (en) Chip capable of realizing low-power-consumption mode
CN202453983U (en) Access card reader
CN206302182U (en) A kind of back-up source controls charge and discharge device using metal-oxide-semiconductor
CN102394612A (en) Reset circuit based on low-voltage detection function
CN104850812B (en) A kind of energy-conservation card reading circuit of radio-frequency card, method and system
CN108985424A (en) A kind of clutch state monitoring circuit and the electronic tag using the circuit
CN205210988U (en) Closed circuit self -checking formula access control system
CN204757505U (en) Possess that blood is check and intelligent refrigerator cabinet of locate function
CN205080578U (en) Electron is signed and is sealed
CN203465772U (en) IC (integrated chip) card door control management system
CN208654835U (en) A kind of solar powered low-power consumption RFID active electronic label

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant