CN102129992A - Method for improving impurity concentration distribution of impurity injection type polysilicon emitter - Google Patents
Method for improving impurity concentration distribution of impurity injection type polysilicon emitter Download PDFInfo
- Publication number
- CN102129992A CN102129992A CN 201010027290 CN201010027290A CN102129992A CN 102129992 A CN102129992 A CN 102129992A CN 201010027290 CN201010027290 CN 201010027290 CN 201010027290 A CN201010027290 A CN 201010027290A CN 102129992 A CN102129992 A CN 102129992A
- Authority
- CN
- China
- Prior art keywords
- emitter
- polysilicon
- impurity
- layer
- concentration distribution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Bipolar Transistors (AREA)
Abstract
The invention discloses a method for improving the impurity concentration distribution of an impurity injection type polysilicon emitter, comprising the following steps of: firstly, forming a base electrode and then depositing a polysilicon emitter-base electrode isolated dielectric layer, wherein the isolated dielectric layer is in a sandwich structure and amorphous silicon heavily-doped with an N type impurity is arranged on an intermediate layer; secondly, etching the isolated dielectric layer to form an emitter-base electrode contact window; thirdly, depositing non-doped polysilicon serving as an emitter of a bipolar transistor; fourthly, defining an polysilicon ion-injected photoetching layer of the emitter and carrying out polysilicon N type impurity injection on the emitter; and fifthly, carrying out quick annealing at a high temperature to allow impurities of the polysilicon to transversely diffuse and forming an impurity concentration increasing area above the polysilicon, which is close to the emitter-base electrode contact window. According to the method, the injection efficiency of the polysilicon emitter can be effectively improved, the current gain is increased and the resistance is reduced.
Description
Technical field
The present invention relates to integrated circuit and make the field, be specifically related to a kind of method of improving the polysilicon emitter impurities concentration distribution.
Background technology
Polysilicon emitter now has been widely used in the conventional bipolar transistor (BipolarTransistor).In most of the cases, during polycrystalline silicon growth, doped N-type impurity simultaneously on the throne forms the emitter of NPN bipolar transistor.But, in the preparation of some special bipolar-field-effect transistor (BiCMOS), need the technology of CMOS compatible and some passive devices, therefore, the polysilicon that needs the non-doping of growth, in the flow process afterwards, the mode of injecting with ion is injected N type impurity toward the polysilicon the inside again.
Because injecting, the polysilicon ion can only be injected into a specific degree of depth, and can not be dark excessively, enter base stage with the anti-penetration emitter, generally inject the degree of depth and will guarantee more than 1500A from the polysilicon of emitter/base and the interface of monocrystalline silicon.Therefore, impurity injection type polysilicon emitter is compared with doping type polysilicon emitter on the throne, the skewness of its impurity concentration in polysilicon, and relatively low in the concentration of the interface of polysilicon and monocrystalline silicon.
This structure mainly comprises substrate (101) as shown in Figure 1, and symmetrical buried regions (102) is isolated (103) collector region (108), intrinsic base region (107), low-resistance outer base area (104), polycrystal emitter (106), emitter-base isolation dielectric layer (105).
Summary of the invention
Technical problem to be solved by this invention provides a kind of method of improving impurity injection type polysilicon emitter impurities concentration distribution, and it can effectively improve the injection efficiency of polysilicon emitter, increases current gain, reduces resistance.
In order to solve above technical problem, the invention provides a kind of method of improving impurity injection type polysilicon emitter impurities concentration distribution; May further comprise the steps: step 1, the base stage that forms, deposit polysilicon emitter-base isolation dielectric layer then, described spacer medium layer is a sandwich structure, the attach most importance to unformed silicon of doped N-type impurity of middle one deck; Step 2, etching spacer medium layer form emitter-base stage contact window; The polysilicon of step 3, the non-doping of deposit is as the emitter of bipolar transistor; The lithography layer that step 4, definition emitter-polysilicon ion inject carries out emitter-polysilicon N type impurity and injects; Step 5, carry out high temperature rapid thermal annealing, make the impurity horizontal proliferation of polysilicon, form impurity concentration at polysilicon near the zone above emitter-base stage contact window and increase the zone.
Beneficial effect of the present invention is: can effectively improve the injection efficiency of polysilicon emitter, increase current gain (Beta), reduce resistance.
Description of drawings
Below in conjunction with the drawings and specific embodiments the present invention is described in further detail.
Fig. 1 is conventional polysilicon emitter NPN transistor vertical structure schematic diagram;
Fig. 2 is the un-doped polysilicon emitter NPN transistor vertical structure schematic diagram that the described method of the embodiment of the invention forms;
Fig. 3 is the flow chart of the described method of the embodiment of the invention.
Embodiment
As shown in Figure 3, concrete steps of the present invention comprise:
1. formation base stage, deposit polysilicon emitter/base isolation dielectric layer (205) then.This spacer medium layer structure of sandwich, and middle one deck unformed silicon of heavy doping N type impurity, the two-layer up and down oxide-film of using, nitrogen oxidation film all can.The layer dielectric thickness of spacer medium layer: 100A ~ 400A; The thickness of the unformed silicon of doping: 500A ~ 1500A in the middle of the spacer medium layer is heavy.Unformed silicon doping concentration wherein: arsenic or boron 1e20/cm3 ~ 1.4e21/cm3.
2. dry method+wet etching spacer medium layer (205) forms emitter-base stage contact window.
3. the polysilicon of the non-doping of deposit (206) is as the emitter of bipolar transistor.
4. the lithography layer of definition emitter-polysilicon ion injection carries out emitter-polysilicon (206) N type impurity and injects.
5. in the high temperature rapid thermal annealing step, make the impurity horizontal proliferation of polysilicon, form impurity concentration addition zone (209) near the zone above emitter-base stage contact window at polysilicon.And it is more evenly distributed in polysilicon, the impurity concentration of the interface of the polysilicon of emitter/base contact window and intrinsic base region (207) is higher.
As shown in Figure 2, the structure that the method for the invention forms mainly comprises substrate (201), buried regions (202), isolate (203) collector region (208), intrinsic base region (207), low-resistance outer base area (204), polycrystal emitter (206), emitter-base stage sandwich structure spacer medium layer (205), impurity horizontal proliferation zone (209).
One deck was with the sandwich structure of the unformed silicon of heavy doping N type impurity, as the spacer medium layer of polysilicon emitter/base stage in the middle of the method for the invention formed.The horizontal proliferation of the heavy doping impurity in the wherein unformed silicon makes it form the impurity concentration addition at polysilicon near the zone above the emitter/base contact window, and makes its impurities concentration distribution at polysilicon more even.
The present invention is not limited to execution mode discussed above.More than the description of embodiment is intended in order to describe and illustrate the technical scheme that the present invention relates to.Based on the conspicuous conversion of the present invention enlightenment or substitute and also should be considered to fall into protection scope of the present invention.Above embodiment is used for disclosing best implementation method of the present invention, so that those of ordinary skill in the art can use numerous embodiments of the present invention and multiple alternative reaches purpose of the present invention.
Claims (7)
1. method of improving impurity injection type polysilicon emitter impurities concentration distribution; It is characterized in that, may further comprise the steps:
Step 1, the base stage that forms, deposit polysilicon emitter-base isolation dielectric layer then, described spacer medium layer is a sandwich structure, the attach most importance to unformed silicon of doped N-type impurity of middle one deck;
Step 2, etching spacer medium layer form emitter-base stage contact window;
The polysilicon of step 3, the non-doping of deposit is as the emitter of bipolar transistor;
The lithography layer that step 4, definition emitter-polysilicon ion inject carries out emitter-polysilicon N type impurity and injects;
Step 5, carry out high temperature rapid thermal annealing, make the impurity horizontal proliferation of polysilicon, form impurity concentration at polysilicon near the zone above emitter-base stage contact window and increase the zone.
2. the method for improving impurity injection type polysilicon emitter impurities concentration distribution as claimed in claim 1; The two-layer up and down of the spacer medium layer of a kind of described sandwich structure of step is oxide-film or nitrogen oxidation film.
3. the method for improving impurity injection type polysilicon emitter impurities concentration distribution as claimed in claim 2; It is characterized in that, it is characterized in that the layer dielectric thickness of the layer of spacer medium described in the step 1 is 100 dusts ~ 400 dusts.
4. the method for improving impurity injection type polysilicon emitter impurities concentration distribution as claimed in claim 1; It is characterized in that the thickness of the unformed silicon that mixes in the middle of the layer of spacer medium described in the step 1 is 500 dusts ~ 1500 dusts.
5. the method for improving impurity injection type polysilicon emitter impurities concentration distribution as claimed in claim 1; It is characterized in that unformed silicon doping element is arsenic or boron described in the step 1.
6. the method for improving impurity injection type polysilicon emitter impurities concentration distribution as claimed in claim 5; It is characterized in that the arsenic of unformed silicon doping described in the step 1 or the concentration of boron are 1e20/cm
3～1.4e21/cm
3
7. the method for improving impurity injection type polysilicon emitter impurities concentration distribution as claimed in claim 1; It is characterized in that, adopt dry method+wet etching spacer medium layer in the described step 2, form emitter-base stage contact window.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010027290 CN102129992B (en) | 2010-01-18 | 2010-01-18 | Method for improving impurity concentration distribution of impurity injection type polysilicon emitter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010027290 CN102129992B (en) | 2010-01-18 | 2010-01-18 | Method for improving impurity concentration distribution of impurity injection type polysilicon emitter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102129992A true CN102129992A (en) | 2011-07-20 |
| CN102129992B CN102129992B (en) | 2013-02-13 |
Family
ID=44268021
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010027290 Active CN102129992B (en) | 2010-01-18 | 2010-01-18 | Method for improving impurity concentration distribution of impurity injection type polysilicon emitter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102129992B (en) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6521974B1 (en) * | 1999-10-14 | 2003-02-18 | Hitachi, Ltd. | Bipolar transistor and manufacturing method thereof |
| US6365479B1 (en) * | 2000-09-22 | 2002-04-02 | Conexant Systems, Inc. | Method for independent control of polycrystalline silicon-germanium in a silicon-germanium HBT and related structure |
| US7932156B2 (en) * | 2005-08-03 | 2011-04-26 | Nxp B.V. | Bipolar transistor having a second, base-comprising region consisting of a first layer, a second, constrictive, layer, and a third layer |
| CN101257042A (en) * | 2006-09-28 | 2008-09-03 | 三洋电机株式会社 | Semiconductor device |
| CN101599435B (en) * | 2009-07-24 | 2012-05-23 | 上海宏力半导体制造有限公司 | Method for doping single-layer polycrystalline silicon HBT extrinsic base region |
-
2010
- 2010-01-18 CN CN 201010027290 patent/CN102129992B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN102129992B (en) | 2013-02-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102117827B (en) | Parasitic vertical PNP device in bipolar complementary metal oxide semiconductor (BiCMOS) process | |
| CN102097464B (en) | High-voltage bipolar transistor | |
| CN102097465B (en) | Parasitic vertical PNP triode in BiCMOS process and manufacturing method thereof | |
| CN102110709B (en) | Parasitic vertical PNP triode in bipolar complementary metal oxide semiconductor (BiCMOS) process and manufacturing method thereof | |
| CN103915334B (en) | The manufacture method of double level polysilicon bipolar transistor | |
| CN102931226B (en) | Self-aligned germanium-silicon heterojunction bipolar triode and manufacturing method for same | |
| CN110429134B (en) | IGBT device with asymmetric primitive cells and preparation method | |
| CN101599435A (en) | The doping method of single-layer polycrystalline silicon HBT extrinsic base region | |
| CN103094102B (en) | Remove the method for emitter-polysilicon etching residue in bipolar transistor technique | |
| CN102569068A (en) | Method for improving impurity concentration distribution of impurity injection type polysilicon emitter | |
| CN103123928B (en) | Germanium silicium HBT single tube structure, its manufacture method and germanium silicium HBT many fingers structure | |
| CN102129992B (en) | Method for improving impurity concentration distribution of impurity injection type polysilicon emitter | |
| CN103165443B (en) | A kind of gated transistor device and method of manufacturing technology thereof | |
| CN102412149B (en) | Production method of low-noise germanium-silicon heterojunction bipolar transistor | |
| CN102956480A (en) | Manufacturing method and device for reducing collector resistance through germanium-silicon HBT (Heterojunction Bipolar Transistor) with spuriously buried layer | |
| CN103137675B (en) | Ge-Si heterojunction bipolar transistor structure with high-breakdown-voltage and preparation method thereof | |
| CN102544080B (en) | Germanium silicon heterojunction bipolar transistor and manufacturing method thereof | |
| CN102544082B (en) | Si-ge heterojunction NPN (negative-positive-negative) triode device and manufacturing method thereof | |
| CN104465372A (en) | Manufacturing method and structure of bipolar triode | |
| CN102543727B (en) | Silicon-germanium heterojunction bipolar transistor (SiGe HBT) structure, pseudo buried layer structure and manufacturing method for SiGe HBT | |
| CN102064100B (en) | Process method for manufacturing emitter of silicon germanium (SiGe) heterojunction bipolar transistor | |
| CN102412275A (en) | Vertical PNP device in SiGe BiCMOS technology and manufacturing method thereof | |
| CN102136423A (en) | Method for improving surface roughness of SiGe deposit | |
| CN103050519B (en) | Germanium silicium HBT device and manufacture method | |
| CN103794645A (en) | IGBT device and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING Free format text: FORMER NAME: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI |
|
| CP03 | Change of name, title or address |
Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399 Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge Patentee before: Shanghai Huahong NEC Electronics Co., Ltd. |