CN102088014A - 3d集成电路结构、半导体器件及其形成方法 - Google Patents

3d集成电路结构、半导体器件及其形成方法 Download PDF

Info

Publication number
CN102088014A
CN102088014A CN 200910242101 CN200910242101A CN102088014A CN 102088014 A CN102088014 A CN 102088014A CN 200910242101 CN200910242101 CN 200910242101 CN 200910242101 A CN200910242101 A CN 200910242101A CN 102088014 A CN102088014 A CN 102088014A
Authority
CN
China
Prior art keywords
layer
diffusion
wafer
integrated circuit
tsv
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 200910242101
Other languages
English (en)
Inventor
朱慧珑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Microelectronics of CAS
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN 200910242101 priority Critical patent/CN102088014A/zh
Priority to PCT/CN2010/074212 priority patent/WO2011066742A1/zh
Priority to US13/062,001 priority patent/US9064849B2/en
Publication of CN102088014A publication Critical patent/CN102088014A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06513Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Thin Film Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

本发明公开了一种半导体器件,包括:衬底;形成在所述衬底上的扩散停止层;形成在所述扩散停止层上的绝缘体上硅SOI层;形成在所述SOI层上的MOSFET晶体管;贯穿所述衬底、所述扩散停止层、所述SOI层以及所述MOSFET晶体管层形成的硅通孔TSV;以及连接所述MOSFET晶体管与所述硅通孔TSV的互连结构。本发明的半导体器件可以具有良好的性能。

Description

3D集成电路结构、半导体器件及其形成方法
技术领域
本发明涉及半导体制造技术领域,尤其涉及一种3D集成电路结构及其形成方法。
背景技术
在传统的器件按比例缩减将在未来10-15年之内到达其自身物理极限,而在这段时间内,新型器件结构,比如碳纳米管(CNT)、自旋电子器件以及分子开关等,还不能发展到可被实际使用的水平。因此,在继续使用铜和低k介电材料进行集成的情况下,对器件和系统级组装方式的担心促使工业界的领导者们寻求更新的组装方法,以满足近期的需求。站在这类技术最前端的是3D(3维)集成电路(IC),这一技术可以缩短互连长度,从而提高电路速度,降低功耗,并增加系统存储带宽。
目前的3D IC集成被描述为一种系统级架构,由多个晶片(wafer)结合形成,其中每个晶片的内部含有多个平面器件层的叠层,并经由硅通孔(TSV,Through-Silicon-Via)在Z方向相互连接。伴随3D的应用,TSV尺寸将不断变小,硅层厚度也将不断地变薄,3D集成电路也将得到越来越广泛的应用。
但是,在形成3D集成电路结构的部分工艺过程中,例如在形成TSV孔的工艺中,会在TSV孔中填充金属材料,例如铜、铝、钨等。此外,在研磨晶片底部从而引出TSV孔中的金属材料与其他晶片结合的工艺中,由于研磨处理会造成TSV孔底部暴露出的金属材料或者其他杂质,例如铁、钠等金属离子扩散到晶片内部的金属氧化物半导体场效应晶体管(MOSFET)中。并且在后续的晶片间互相结合的工艺中,由于粘合高温更导致上述各种金属离子快速地扩散到MOSFET内部。这样,导致形成的MOSFET出现故障。
发明内容
本发明的目的旨在至少解决现有技术中的上述问题之一。
为此,本发明的实施例提出一种3D集成电路结构、半导体器件及其制造方法,以提高3D集成电路的性能。
根据本发明的一个方面,本发明实施例提出了一种3D集成电路结构,所述集成电路结构包括:第一晶片,所述第一晶片包括:衬底;形成在所述衬底上的扩散停止层;形成在所述扩散停止层上的绝缘体上硅SOI层;形成在所述SOI层上的金属氧化物半导体场效应晶体管MOSFET;贯穿所述衬底、所述扩散停止层、所述SOI层以及所述MOSFET晶体管层形成的硅通孔TSV;以及连接所述MOSFET晶体管与所述硅通孔TSV的第一互连结构;其中,研磨所述第一晶片的底部以暴露出填充有金属材料的所述TSV孔,并通过所述TSV孔连接所述第一晶片底部到外部电路或者第二晶片的第二互连结构上。
根据本发明的另一方面,本发明的实施例提出一种形成3D集成电路的方法,所述方法包括以下步骤:形成第一晶片,其中形成所述第一晶片包括:形成衬底;在所述衬底上形成扩散停止层;在所述扩散停止层上形成SOI层;在所述SOI层上形成MOSFET晶体管;形成贯穿所述衬底、所述扩散停止层、所述SOI层以及所述MOSFET晶体管层的TSV孔;以及形成连接所述MOSFET晶体管与所述硅通孔TSV的互连结构。本发明还包括研磨所述第一晶片的底部以暴露出填充有金属材料的所述TSV孔;以及通过所述TSV孔连接所述第一晶片底部到外部电路或者第二晶片的互连结构上。
根据本发明的再一方面,本发明的实施例提出一种半导体器件,所述半导体器件包括:衬底;形成在所述衬底上的扩散停止层;形成在所述扩散停止层上的SOI层;形成在所述SOI层上的MOSFE T晶体管;贯穿所述衬底、所述扩散停止层、所述SOI层以及所述MOSFET晶体管层形成的硅通孔TSV;以及连接所述MOSFET晶体管与所述硅通孔TSV的互连结构。
在本发明中,对于构建在SOI层上的MOSFET器件,通过在SOI层下方设置扩散停止层可以防止在研磨晶片或后续的晶片结合工艺中,填充到TSV孔中的金属材料或者晶片中存在的其他金属杂质的离子扩散到MOSFET晶体管中,从而能够提供具有良好性能的MOSFET器件及其相应构成的3D集成电路。
本发明附加的方面和优点将在下面的描述中部分给出,部分将从下面的描述中变得明显,或通过本发明的实践了解到。
附图说明
本发明的上述和/或附加的方面和优点从下面结合附图对实施例的描述中将变得明显和容易理解,其中:
图1a到图1e为本发明实施例在制造3D集成电路的晶片器件过程中不同阶段的截面结构示意图;
图2和图3为利用图1实施例的晶片器件形成的第一实施例的3D集成电路的部分结构示意图;
图4为利用图1实施例的晶片器件形成的第二实施例的3D集成电路的部分结构示意图。
具体实施方式
下面详细描述本发明的实施例,所述实施例的示例在附图中示出,其中自始至终相同或类似的标号表示相同或类似的元件或具有相同或类似功能的元件。下面通过参考附图描述的实施例是示例性的,仅用于解释本发明,而不能解释为对本发明的限制。
下文的公开提供了许多不同的实施例或例子用来实现本发明的不同结构。为了简化本发明的公开,下文中对特定例子的部件和设置进行描述。当然,它们仅仅为示例,并且目的不在于限制本发明。此外,本发明可以在不同例子中重复参考数字和/或字母。这种重复是为了简化和清楚的目的,其本身不指示所讨论各种实施例和/或设置之间的关系。此外,本发明提供了的各种特定的工艺和材料的例子,但是本领域普通技术人员可以意识到其他工艺的可应用于性和/或其他材料的使用。另外,以下描述的第一特征在第二特征之“上”的结构可以包括第一和第二特征形成为直接接触的实施例,也可以包括另外的特征形成在第一和第二特征之间的实施例,这样第一和第二特征可能不是直接接触。
参考图1a到图1e,该图显示了在制造本发明实施例的3D集成电路晶片过程中不同阶段的截面结构。
如图1a所示,该晶片器件包括衬底2,在本发明的一个实施例中,该半导体衬底2可包括任何半导体衬底材料,具体可以是但不限于体硅层(bulk wafer)。该晶片器件还包括:形成在衬底2上的第一氧化层4,第一氧化层4可以是通过本领域公知的沉积工艺形成在衬底2上的较薄氧化层,厚度范围在5-10nm之间,设置第一氧化层4的作用是为了改善衬底2和后续形成的扩散停止层6的接触性能。当然,本发明不局限于该具体实施例中,例如在一个实施例中,该晶片器件可以不包括第一氧化层4。然后,在第一氧化层4上沉积用于防止金属离子扩散的扩散停止层6。
在一个实施例中,扩散停止层6为氮化物层,氮化物具有良好的致密性,因此可以更好地用于防止金属离子扩散。所述氮化物包括但不局限于Si3N4或者SiCN。对于用来防止金属离子扩散的氮化物若沉积的太薄,则其防止扩散的功能不够,若太厚则会产生过大的电容。在一个实施例中,沉积的氮化物厚度范围在5~100nm之间。
在扩散停止层6的上方可以进一步沉积第二氧化层8,第二氧化层8可以是较厚氧化层,其厚度范围在5-200nm之间,设置第二氧化层8的目的是为了减小电容。通过上述步骤,从而得到图1a所示的晶片结构。当然,本发明不局限于该具体实施例中,例如在一个实施例中,该晶片器件可以不包括第二氧化层8。
如图1b所示,在图1a形成的晶片结构上方形成绝缘体上硅(SOI)层10,SOI层10可以通过例如智能切割(Smart-Cut)方法与第二氧化层8结合在一起,从而将SOI层10设置在晶片结构的顶部。然后,在SOI层10上构建金属氧化物半导体场效应晶体管(MOSFET)14及其后道互连(BEOL)16,后道互连结构16可以利用金属布线工艺形成的铜互连。MOSFET晶体管14及其后道互连结构16形成于在SOI层10上方沉积的氧化层12中,这里构建MOSFET晶体管14及其后道互连结构16可以利用本领域公知的任何适于使用的方法。
图1c显示了在图1b所示半导体结构中进一步形成硅通孔(TSV)的剖面结构图,TSV孔的形成步骤包括:首先贯穿衬底2、第一氧化层4、扩散停止层6、第二氧化层8、SOI层10以及MOSFET晶体管14所在氧化层12形成过孔17,过孔17可以通过干蚀刻,例如反应离子等离子体蚀刻等方法形成。然后在过孔17的侧壁上首先可以形成隔离层18,例如将氧化物或者Si3N4等隔离材料沉积到过孔17中。接着,在隔离层18的侧壁上可沉积埋层20,埋层20可以防止后续工艺中填充到过孔17中的金属导电材料向外迁移,而进入半导体器件中从而破坏MOSFET晶体管14的性能。在一个实施例中,埋层20包含的材料选自包括Ru、Ta、TaN、Ti、TiN、TaSiN、TiSiN、TiW以及WN的组合。
最后,在过孔17中填充导电材料22,例如铜(Cu)、铝(Al)或者钨(W)的金属,也可以是导电聚合物、金属硅化物等等,从而形成用于3D集成电路晶片互连的TSV孔。在本发明实施例中,导电材料22为金属材料,然后对沉积到过孔17中的金属材料进行平整化,以及化学机械抛光(CMP),从而形成TSV孔。关于TSV孔的形成可以是现有任意合适的工艺方法,这里不再赘述。
图1d显示了连接MOSFET晶体管14与TSV孔的互连结构的结构示意图,其中互连结构包括形成在TSV孔上方并与TSV孔连通的过孔26、形成在MOSFET晶体管14对应的后道互连结构16上方的过孔24、以及连接过孔24和过孔26的金属互连线28。这样,通过上述互连结构可以将TSV孔与MOSFET晶体管14连接起来。从而,通过进一步将该晶片器件上的互连结构与其他晶片对应的互连结构进行多晶片连接,则可以实现3D集成电路结构。
为了将图1d结构的晶片器件与其他晶片连接形成3D集成电路,或者为形成的3D集成电路供电或进行外部信号的输入/输出(I/O),需要将对应的晶片底部的TSV孔进行研磨或者变薄处理,从而暴露出TSV孔中的金属材料以进行相应的导电连接。
如图1e所示,首先需要将晶片器件翻转过来,并对其底部进行研磨或减薄处理,从而暴露晶片底部的TSV孔中的金属材料22。因此,在该研磨工艺中,暴露出的金属离子会从底部扩散到晶片中。通过本发明的扩散停止层6,金属离子被阻挡而不能够进入到SOI层10,从而进入其上方的MOSFET晶体管14中。这样,可以增加MOSFET晶体管14的可靠性。
通过上述步骤,即得到图1e所示用于3D集成电路的晶片器件100。
图2和图3给出了利用图1实施例的晶片器件100形成的第一实施例的3D集成电路的部分结构。
在图2中,显示了形成3D集成电路的晶片器件100与外部电路300的连接示意图,这里外部电路300可以是外部电源或者外部信号I/O,其中晶片器件100暴露的导电材料22连接到外部电路300,从而为3D集成电路供电或进行外部信号传输。
在图3中,除了显示3D集成电路的晶片器件100与外部电路300的连接之外,还显示了晶片器件100与3D集成电路的另一个晶片器件200的连接示意图。如图3所示,晶片器件200被翻转,其上设置有过孔42,过孔42与晶片器件200上构建的MOSFET晶体管45的后道互连43连接。晶片器件200的MOSFET晶体管45、后道互连43以及过孔42的构建与晶片器件100相同,即MOSFET晶体管45设置在SOI层44上方的氧化层46,过孔42设置在氧化层46上方的氧化层48中。
这样,晶片器件100通过其互连结构(即过孔24、26以及金属互连线28)与过孔42连接,从而将晶片器件100的TSV孔连接到晶片器件200上,即以顶对底的形式连接晶片器件100和晶片器件200,实现3D集成电路的多晶片堆叠结构。
在一个实施例中,晶片器件200可以具有与晶片器件100相同的半导体结构设置。这样,当晶片器件200的底部与形成3D集成电路的其他晶片结合时,通过其内部布设的扩散停止层,也可以来防止底部TSV孔中暴露的金属离子扩散到其MOSFET器件45中。尤其是在高温结合工艺中,该扩散停止层更有效地防止了金属离子向MOSFET器件45的扩散。
图4给出了利用图1实施例的晶片器件100形成的第二实施例的3D集成电路的部分结构示意图。
在图4中,显示了形成3D集成电路的晶片器件100与另一个晶片器件400的连接示意图。如图4所示,晶片器件400被翻转,其上设置有过孔52,过孔52与晶片器件400上构建的MOSFET晶体管55的后道互连53连接。晶片器件400的MOSFET晶体管55、后道互连53以及过孔52的构建与晶片器件100相同,即MOSFET晶体管55设置在SOI层54上方的氧化层56,过孔52设置在氧化层56上方的氧化层58中。
这样,晶片器件100通过其TSV孔暴露的金属导电材料与过孔52连接,从而将晶片器件100的TSV孔连接到晶片器件200上,即以底对顶的形式连接晶片器件100和晶片器件400,实现3D集成电路的多晶片堆叠结构。尤其是在高温结合工艺中,该扩散停止层更有效地防止了金属离子向MOSFET器件14中的扩散。
在一个实施例中,晶片器件400可以具有与晶片器件100相同的半导体结构设置。这样,当晶片器件400的底部再与形成3D集成电路的其他晶片或外部电路结合时,通过其内部布设的扩散停止层,可以来防止其对应底部TSV孔中暴露的金属离子扩散到其MOSFET器件14中。
在本发明中,对于构建在SOI层上的MOSFET器件,在研磨晶片或后续的晶片结合工艺中,通过设置扩散停止层可以防止填充到TSV孔中的金属材料例如Cu、Al、W等,或者晶片中存在的其他金属杂质,例如Fe、Na等的离子扩散到MOSFET晶体管中,从而能够提供具有良好性能的MOSFET器件及相应构成的3D集成电路。
尽管已经示出和描述了本发明的实施例,对于本领域的普通技术人员而言,可以理解在不脱离本发明的原理和精神的情况下可以对这些实施例进行多种变化、修改、替换和变型,本发明的范围由所附权利要求及其等同限定。

Claims (27)

1.一种3D集成电路结构,其特征在于,所述集成电路结构包括:
第一晶片,包括:
衬底;
形成在所述衬底上的扩散停止层;
形成在所述扩散停止层上的绝缘体上硅SOI层;
形成在所述SOI层上的金属氧化物半导体场效应晶体管MOSFET;
贯穿所述衬底、所述扩散停止层、所述SOI层以及所述MOSFET晶体管层形成的硅通孔TSV;以及
连接所述MOSFET晶体管与所述硅通孔TSV的第一互连结构;
其中,研磨所述第一晶片的底部以暴露出填充有金属材料的所述TSV孔,并通过所述TSV孔连接所述第一晶片底部到外部电路或者第二晶片的第二互连结构上。
2.如权利要求1所述的集成电路结构,其特征在于,所述扩散停止层为氮化物。
3.如权利要求2所述的集成电路结构,其特征在于,所述氮化物包括Si3N4或者SiCN。
4.如权利要求1到3中任意一项所述的集成电路结构,其特征在于,所述扩散停止层的厚度范围在5~100nm之间。
5.如权利要求1所述的集成电路结构,其特征在于,所述第一晶片还包括形成在所述衬底与所述扩散停止层之间的第一氧化层。
6.如权利要求5所述的集成电路结构,其特征在于,所述第一氧化层的厚度范围在5~10nm之间。
7.如权利要求1所述的集成电路结构,其特征在于,所述第一晶片还包括形成在所述扩散停止层与所述SOI层之间的第二氧化层。
8.如权利要求7所述的集成电路结构,其特征在于,所述第二氧化层的厚度范围在5~200nm之间。
9.如权利要求1所述的集成电路结构,其特征在于,所述TSV孔还包括在填充所述金属材料之前沉积的埋层。
10.如权利要求9所述的集成电路结构,其特征在于,所述埋层包含的材料选自包括Ru、Ta、TaN、Ti、TiN、TaSiN、TiSiN、TiW以及WN的组。
11.一种形成3D集成电路的方法,其特征在于,所述方法包括以下步骤:
形成第一晶片,其中形成所述第一晶片包括:
形成衬底;
在所述衬底上形成扩散停止层;
在所述扩散停止层上形成SOI层;
在所述SOI层上形成MOSFET晶体管;
形成贯穿所述衬底、所述扩散停止层、所述SOI层以及所述MOSFET晶体管层的TSV孔;以及
形成连接所述MOSFET晶体管与所述硅通孔TSV的互连结构;
研磨所述第一晶片的底部以暴露出填充有金属材料的所述TSV孔;以及
通过所述TSV孔连接所述第一晶片底部到外部电路或者第二晶片的互连结构上。
12.如权利要求11所述的方法,其特征在于,所述扩散停止层为氮化物。
13.如权利要求12所述的方法,其特征在于,所述氮化物包括Si3N4或者SiCN。
14.如权利要求11到13中任意一项所述的方法,其特征在于,所述扩散停止层的厚度范围在5~100nm之间。
15.如权利要求11所述的方法,其特征在于,还包括在所述衬底与所述扩散停止层之间形成第一氧化层的步骤。
16.如权利要求15所述的方法,其特征在于,所述第一氧化层的厚度范围在5~10nm之间。
17.如权利要求11所述的方法,其特征在于,还包括在所述扩散停止层与所述SOI层之间形成第二氧化层的步骤。
18.如权利要求17所述的方法,其特征在于,所述第二氧化层的厚度范围在5~200nm之间。
19.如权利要求11所述的方法,其特征在于,还包括在填充所述金属材料到所述TSV孔之前沉积埋层到所述TSV孔中的步骤。
20.如权利要求19所述的方法,其特征在于,所述埋层包含的材料选自包括Ru、Ta、TaN、Ti、TiN、TaSiN、TiSiN、TiW以及WN的组。
21.一种半导体器件,其特征在于,所述半导体器件包括:
衬底;
形成在所述衬底上的扩散停止层;
形成在所述扩散停止层上的SOI层;
形成在所述SOI层上的MOSFET晶体管;
贯穿所述衬底、所述扩散停止层、所述SOI层以及所述MOSFET晶体管层形成的硅通孔TSV;以及
连接所述MOSFET晶体管与所述硅通孔TSV的互连结构。
22.如权利要求21所述的半导体器件,其特征在于,所述扩散停止层为氮化物。
23.如权利要求22所述的半导体器件,其特征在于,所述氮化物包括Si3N4或者SiCN。
24.如权利要求21到23中任意一项所述的半导体器件,其特征在于,所述扩散停止层的厚度范围在5~100nm之间。
25.如权利要求21所述的半导体器件,其特征在于,还包括形成在所述衬底与所述扩散停止层之间的第一氧化层,所述第一氧化层的厚度范围在5~10nm之间。
26.如权利要求21所述的半导体器件,其特征在于,还包括形成在所述扩散停止层与所述SOI层之间的第二氧化层,所述第二氧化层的厚度范围在5~200nm之间。
27.如权利要求21所述的半导体器件,其特征在于,所述TSV孔还包括在填充所述金属材料之前沉积的埋层。
CN 200910242101 2009-12-04 2009-12-04 3d集成电路结构、半导体器件及其形成方法 Pending CN102088014A (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN 200910242101 CN102088014A (zh) 2009-12-04 2009-12-04 3d集成电路结构、半导体器件及其形成方法
PCT/CN2010/074212 WO2011066742A1 (zh) 2009-12-04 2010-06-22 3d集成电路结构、半导体器件及其形成方法
US13/062,001 US9064849B2 (en) 2009-12-04 2010-06-22 3D integrated circuit structure, semiconductor device and method of manufacturing same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200910242101 CN102088014A (zh) 2009-12-04 2009-12-04 3d集成电路结构、半导体器件及其形成方法

Publications (1)

Publication Number Publication Date
CN102088014A true CN102088014A (zh) 2011-06-08

Family

ID=44099731

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200910242101 Pending CN102088014A (zh) 2009-12-04 2009-12-04 3d集成电路结构、半导体器件及其形成方法

Country Status (3)

Country Link
US (1) US9064849B2 (zh)
CN (1) CN102088014A (zh)
WO (1) WO2011066742A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102856246A (zh) * 2011-06-27 2013-01-02 中芯国际集成电路制造(北京)有限公司 制造半导体器件的方法和半导体器件
CN107564882A (zh) * 2016-06-30 2018-01-09 施韦策电子公司 电路板构件和用于制造电路板构件的方法
CN110491847A (zh) * 2018-05-14 2019-11-22 北京信息科技大学 基于硅通孔的神经元功能电路单元

Families Citing this family (212)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8361875B2 (en) * 2009-03-12 2013-01-29 International Business Machines Corporation Deep trench capacitor on backside of a semiconductor substrate
US8754533B2 (en) 2009-04-14 2014-06-17 Monolithic 3D Inc. Monolithic three-dimensional semiconductor device and structure
US8669778B1 (en) * 2009-04-14 2014-03-11 Monolithic 3D Inc. Method for design and manufacturing of a 3D semiconductor device
US8058137B1 (en) 2009-04-14 2011-11-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US9577642B2 (en) 2009-04-14 2017-02-21 Monolithic 3D Inc. Method to form a 3D semiconductor device
US8362482B2 (en) 2009-04-14 2013-01-29 Monolithic 3D Inc. Semiconductor device and structure
US8395191B2 (en) 2009-10-12 2013-03-12 Monolithic 3D Inc. Semiconductor device and structure
US9509313B2 (en) 2009-04-14 2016-11-29 Monolithic 3D Inc. 3D semiconductor device
US10910364B2 (en) 2009-10-12 2021-02-02 Monolitaic 3D Inc. 3D semiconductor device
US11018133B2 (en) 2009-10-12 2021-05-25 Monolithic 3D Inc. 3D integrated circuit
US10388863B2 (en) 2009-10-12 2019-08-20 Monolithic 3D Inc. 3D memory device and structure
US12027518B1 (en) 2009-10-12 2024-07-02 Monolithic 3D Inc. 3D semiconductor devices and structures with metal layers
US9099424B1 (en) 2012-08-10 2015-08-04 Monolithic 3D Inc. Semiconductor system, device and structure with heat removal
US10043781B2 (en) 2009-10-12 2018-08-07 Monolithic 3D Inc. 3D semiconductor device and structure
US11374118B2 (en) 2009-10-12 2022-06-28 Monolithic 3D Inc. Method to form a 3D integrated circuit
US10354995B2 (en) 2009-10-12 2019-07-16 Monolithic 3D Inc. Semiconductor memory device and structure
US11984445B2 (en) 2009-10-12 2024-05-14 Monolithic 3D Inc. 3D semiconductor devices and structures with metal layers
US8742476B1 (en) 2012-11-27 2014-06-03 Monolithic 3D Inc. Semiconductor device and structure
US10366970B2 (en) 2009-10-12 2019-07-30 Monolithic 3D Inc. 3D semiconductor device and structure
US10157909B2 (en) 2009-10-12 2018-12-18 Monolithic 3D Inc. 3D semiconductor device and structure
US9099526B2 (en) 2010-02-16 2015-08-04 Monolithic 3D Inc. Integrated circuit device and structure
US8492886B2 (en) 2010-02-16 2013-07-23 Monolithic 3D Inc 3D integrated circuit with logic
US8026521B1 (en) 2010-10-11 2011-09-27 Monolithic 3D Inc. Semiconductor device and structure
US8461035B1 (en) 2010-09-30 2013-06-11 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US9219005B2 (en) 2011-06-28 2015-12-22 Monolithic 3D Inc. Semiconductor system and device
US8901613B2 (en) 2011-03-06 2014-12-02 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US10217667B2 (en) 2011-06-28 2019-02-26 Monolithic 3D Inc. 3D semiconductor device, fabrication method and system
US9953925B2 (en) 2011-06-28 2018-04-24 Monolithic 3D Inc. Semiconductor system and device
US8273610B2 (en) 2010-11-18 2012-09-25 Monolithic 3D Inc. Method of constructing a semiconductor device and structure
US11482440B2 (en) 2010-12-16 2022-10-25 Monolithic 3D Inc. 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits
US10497713B2 (en) 2010-11-18 2019-12-03 Monolithic 3D Inc. 3D semiconductor memory device and structure
US8163581B1 (en) 2010-10-13 2012-04-24 Monolith IC 3D Semiconductor and optoelectronic devices
US10896931B1 (en) 2010-10-11 2021-01-19 Monolithic 3D Inc. 3D semiconductor device and structure
US11227897B2 (en) 2010-10-11 2022-01-18 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US11018191B1 (en) 2010-10-11 2021-05-25 Monolithic 3D Inc. 3D semiconductor device and structure
US11024673B1 (en) 2010-10-11 2021-06-01 Monolithic 3D Inc. 3D semiconductor device and structure
US11315980B1 (en) 2010-10-11 2022-04-26 Monolithic 3D Inc. 3D semiconductor device and structure with transistors
US11600667B1 (en) 2010-10-11 2023-03-07 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US10290682B2 (en) 2010-10-11 2019-05-14 Monolithic 3D Inc. 3D IC semiconductor device and structure with stacked memory
US11469271B2 (en) 2010-10-11 2022-10-11 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US11257867B1 (en) 2010-10-11 2022-02-22 Monolithic 3D Inc. 3D semiconductor device and structure with oxide bonds
US11158674B2 (en) 2010-10-11 2021-10-26 Monolithic 3D Inc. Method to produce a 3D semiconductor device and structure
US10679977B2 (en) 2010-10-13 2020-06-09 Monolithic 3D Inc. 3D microdisplay device and structure
US11063071B1 (en) 2010-10-13 2021-07-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US10943934B2 (en) 2010-10-13 2021-03-09 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11855114B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11043523B1 (en) 2010-10-13 2021-06-22 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11855100B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11437368B2 (en) 2010-10-13 2022-09-06 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US10833108B2 (en) 2010-10-13 2020-11-10 Monolithic 3D Inc. 3D microdisplay device and structure
US9197804B1 (en) 2011-10-14 2015-11-24 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US11605663B2 (en) 2010-10-13 2023-03-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11133344B2 (en) 2010-10-13 2021-09-28 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11163112B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11984438B2 (en) 2010-10-13 2024-05-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11404466B2 (en) 2010-10-13 2022-08-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US12094892B2 (en) 2010-10-13 2024-09-17 Monolithic 3D Inc. 3D micro display device and structure
US11929372B2 (en) 2010-10-13 2024-03-12 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US12080743B2 (en) 2010-10-13 2024-09-03 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11164898B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure
US10978501B1 (en) 2010-10-13 2021-04-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US11869915B2 (en) 2010-10-13 2024-01-09 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11327227B2 (en) 2010-10-13 2022-05-10 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11694922B2 (en) 2010-10-13 2023-07-04 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US10998374B1 (en) 2010-10-13 2021-05-04 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11355381B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11031275B2 (en) 2010-11-18 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11211279B2 (en) 2010-11-18 2021-12-28 Monolithic 3D Inc. Method for processing a 3D integrated circuit and structure
US11121021B2 (en) 2010-11-18 2021-09-14 Monolithic 3D Inc. 3D semiconductor device and structure
US11569117B2 (en) 2010-11-18 2023-01-31 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11854857B1 (en) 2010-11-18 2023-12-26 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US12033884B2 (en) 2010-11-18 2024-07-09 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11784082B2 (en) 2010-11-18 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11482439B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors
US11901210B2 (en) 2010-11-18 2024-02-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11094576B1 (en) 2010-11-18 2021-08-17 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11443971B2 (en) 2010-11-18 2022-09-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11923230B1 (en) 2010-11-18 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11355380B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. Methods for producing 3D semiconductor memory device and structure utilizing alignment marks
US11735462B2 (en) 2010-11-18 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11164770B1 (en) 2010-11-18 2021-11-02 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US11862503B2 (en) 2010-11-18 2024-01-02 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11615977B2 (en) 2010-11-18 2023-03-28 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11804396B2 (en) 2010-11-18 2023-10-31 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11521888B2 (en) 2010-11-18 2022-12-06 Monolithic 3D Inc. 3D semiconductor device and structure with high-k metal gate transistors
US11018042B1 (en) 2010-11-18 2021-05-25 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11482438B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11610802B2 (en) 2010-11-18 2023-03-21 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes
US12100611B2 (en) 2010-11-18 2024-09-24 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11107721B2 (en) 2010-11-18 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure with NAND logic
US11508605B2 (en) 2010-11-18 2022-11-22 Monolithic 3D Inc. 3D semiconductor memory device and structure
US12068187B2 (en) 2010-11-18 2024-08-20 Monolithic 3D Inc. 3D semiconductor device and structure with bonding and DRAM memory cells
US11495484B2 (en) 2010-11-18 2022-11-08 Monolithic 3D Inc. 3D semiconductor devices and structures with at least two single-crystal layers
US11004719B1 (en) 2010-11-18 2021-05-11 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US8975670B2 (en) 2011-03-06 2015-03-10 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US10388568B2 (en) 2011-06-28 2019-08-20 Monolithic 3D Inc. 3D semiconductor device and system
US8687399B2 (en) 2011-10-02 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US9029173B2 (en) 2011-10-18 2015-05-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8933502B2 (en) 2011-11-21 2015-01-13 Sandisk Technologies Inc. 3D non-volatile memory with metal silicide interconnect
US8956968B2 (en) 2011-11-21 2015-02-17 Sandisk Technologies Inc. Method for fabricating a metal silicide interconnect in 3D non-volatile memory
US8901697B2 (en) 2012-03-16 2014-12-02 Analog Devices, Inc. Integrated circuit having a semiconducting via; an integrated circuit including a sensor, such as a photosensitive device, and a method of making said integrated circuit
US9000557B2 (en) * 2012-03-17 2015-04-07 Zvi Or-Bach Semiconductor device and structure
US11088050B2 (en) 2012-04-09 2021-08-10 Monolithic 3D Inc. 3D semiconductor device with isolation layers
US11735501B1 (en) 2012-04-09 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11164811B2 (en) 2012-04-09 2021-11-02 Monolithic 3D Inc. 3D semiconductor device with isolation layers and oxide-to-oxide bonding
US10600888B2 (en) 2012-04-09 2020-03-24 Monolithic 3D Inc. 3D semiconductor device
US11881443B2 (en) 2012-04-09 2024-01-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11616004B1 (en) 2012-04-09 2023-03-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11694944B1 (en) 2012-04-09 2023-07-04 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US8557632B1 (en) 2012-04-09 2013-10-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US11594473B2 (en) 2012-04-09 2023-02-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11476181B1 (en) 2012-04-09 2022-10-18 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11410912B2 (en) 2012-04-09 2022-08-09 Monolithic 3D Inc. 3D semiconductor device with vias and isolation layers
TWI595637B (zh) * 2012-09-28 2017-08-11 Sony Corp 半導體裝置及電子機器
US8686428B1 (en) 2012-11-16 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US11784169B2 (en) 2012-12-22 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11063024B1 (en) 2012-12-22 2021-07-13 Monlithic 3D Inc. Method to form a 3D semiconductor device and structure
US11217565B2 (en) 2012-12-22 2022-01-04 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US10515935B2 (en) * 2012-12-22 2019-12-24 Monolithic 3D Inc. 3D semiconductor device and structure
US11967583B2 (en) 2012-12-22 2024-04-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11961827B1 (en) 2012-12-22 2024-04-16 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11018116B2 (en) 2012-12-22 2021-05-25 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11309292B2 (en) 2012-12-22 2022-04-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11916045B2 (en) 2012-12-22 2024-02-27 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US8674470B1 (en) 2012-12-22 2014-03-18 Monolithic 3D Inc. Semiconductor device and structure
US12051674B2 (en) 2012-12-22 2024-07-30 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11430668B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11430667B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US9871034B1 (en) 2012-12-29 2018-01-16 Monolithic 3D Inc. Semiconductor device and structure
US11004694B1 (en) 2012-12-29 2021-05-11 Monolithic 3D Inc. 3D semiconductor device and structure
US10903089B1 (en) 2012-12-29 2021-01-26 Monolithic 3D Inc. 3D semiconductor device and structure
US10892169B2 (en) 2012-12-29 2021-01-12 Monolithic 3D Inc. 3D semiconductor device and structure
US10115663B2 (en) 2012-12-29 2018-10-30 Monolithic 3D Inc. 3D semiconductor device and structure
US11087995B1 (en) 2012-12-29 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US10600657B2 (en) 2012-12-29 2020-03-24 Monolithic 3D Inc 3D semiconductor device and structure
US11177140B2 (en) 2012-12-29 2021-11-16 Monolithic 3D Inc. 3D semiconductor device and structure
US9385058B1 (en) 2012-12-29 2016-07-05 Monolithic 3D Inc. Semiconductor device and structure
US10651054B2 (en) 2012-12-29 2020-05-12 Monolithic 3D Inc. 3D semiconductor device and structure
US10325651B2 (en) 2013-03-11 2019-06-18 Monolithic 3D Inc. 3D semiconductor device with stacked memory
US11935949B1 (en) 2013-03-11 2024-03-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US12094965B2 (en) 2013-03-11 2024-09-17 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11869965B2 (en) 2013-03-11 2024-01-09 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US8902663B1 (en) 2013-03-11 2014-12-02 Monolithic 3D Inc. Method of maintaining a memory state
US11088130B2 (en) 2014-01-28 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US11398569B2 (en) 2013-03-12 2022-07-26 Monolithic 3D Inc. 3D semiconductor device and structure
US10840239B2 (en) 2014-08-26 2020-11-17 Monolithic 3D Inc. 3D semiconductor device and structure
US11923374B2 (en) 2013-03-12 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US12100646B2 (en) 2013-03-12 2024-09-24 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US8994404B1 (en) 2013-03-12 2015-03-31 Monolithic 3D Inc. Semiconductor device and structure
US9117749B1 (en) 2013-03-15 2015-08-25 Monolithic 3D Inc. Semiconductor device and structure
US10224279B2 (en) 2013-03-15 2019-03-05 Monolithic 3D Inc. Semiconductor device and structure
US9021414B1 (en) 2013-04-15 2015-04-28 Monolithic 3D Inc. Automation for monolithic 3D devices
US11270055B1 (en) 2013-04-15 2022-03-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US11341309B1 (en) 2013-04-15 2022-05-24 Monolithic 3D Inc. Automation for monolithic 3D devices
US11030371B2 (en) 2013-04-15 2021-06-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US11720736B2 (en) 2013-04-15 2023-08-08 Monolithic 3D Inc. Automation methods for 3D integrated circuits and devices
US11487928B2 (en) 2013-04-15 2022-11-01 Monolithic 3D Inc. Automation for monolithic 3D devices
US11574109B1 (en) 2013-04-15 2023-02-07 Monolithic 3D Inc Automation methods for 3D integrated circuits and devices
US10297586B2 (en) 2015-03-09 2019-05-21 Monolithic 3D Inc. Methods for processing a 3D semiconductor device
US11031394B1 (en) 2014-01-28 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure
US11107808B1 (en) 2014-01-28 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure
US12094829B2 (en) 2014-01-28 2024-09-17 Monolithic 3D Inc. 3D semiconductor device and structure
US11056468B1 (en) 2015-04-19 2021-07-06 Monolithic 3D Inc. 3D semiconductor device and structure
US10381328B2 (en) 2015-04-19 2019-08-13 Monolithic 3D Inc. Semiconductor device and structure
US10825779B2 (en) 2015-04-19 2020-11-03 Monolithic 3D Inc. 3D semiconductor device and structure
US11011507B1 (en) 2015-04-19 2021-05-18 Monolithic 3D Inc. 3D semiconductor device and structure
US11956952B2 (en) 2015-08-23 2024-04-09 Monolithic 3D Inc. Semiconductor memory device and structure
US11978731B2 (en) 2015-09-21 2024-05-07 Monolithic 3D Inc. Method to produce a multi-level semiconductor memory device and structure
US11937422B2 (en) 2015-11-07 2024-03-19 Monolithic 3D Inc. Semiconductor memory device and structure
US12100658B2 (en) 2015-09-21 2024-09-24 Monolithic 3D Inc. Method to produce a 3D multilayer semiconductor device and structure
CN115942752A (zh) 2015-09-21 2023-04-07 莫诺利特斯3D有限公司 3d半导体器件和结构
US11114427B2 (en) 2015-11-07 2021-09-07 Monolithic 3D Inc. 3D semiconductor processor and memory device and structure
US10522225B1 (en) 2015-10-02 2019-12-31 Monolithic 3D Inc. Semiconductor device with non-volatile memory
US10847540B2 (en) 2015-10-24 2020-11-24 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11114464B2 (en) 2015-10-24 2021-09-07 Monolithic 3D Inc. 3D semiconductor device and structure
US12035531B2 (en) 2015-10-24 2024-07-09 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US10418369B2 (en) 2015-10-24 2019-09-17 Monolithic 3D Inc. Multi-level semiconductor memory device and structure
US11296115B1 (en) 2015-10-24 2022-04-05 Monolithic 3D Inc. 3D semiconductor device and structure
US12016181B2 (en) 2015-10-24 2024-06-18 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US12120880B1 (en) 2015-10-24 2024-10-15 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US11991884B1 (en) 2015-10-24 2024-05-21 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US10147722B2 (en) 2016-08-12 2018-12-04 Renesas Electronics America Inc. Isolated circuit formed during back end of line process
US11869591B2 (en) 2016-10-10 2024-01-09 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11329059B1 (en) 2016-10-10 2022-05-10 Monolithic 3D Inc. 3D memory devices and structures with thinned single crystal substrates
US11711928B2 (en) 2016-10-10 2023-07-25 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11251149B2 (en) 2016-10-10 2022-02-15 Monolithic 3D Inc. 3D memory device and structure
US11812620B2 (en) 2016-10-10 2023-11-07 Monolithic 3D Inc. 3D DRAM memory devices and structures with control circuits
US11930648B1 (en) 2016-10-10 2024-03-12 Monolithic 3D Inc. 3D memory devices and structures with metal layers
WO2019195428A1 (en) 2018-04-04 2019-10-10 Qorvo Us, Inc. Gallium-nitride-based module with enhanced electrical performance and process for making the same
US12046505B2 (en) 2018-04-20 2024-07-23 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same utilizing localized SOI formation
CN112534553B (zh) 2018-07-02 2024-03-29 Qorvo美国公司 Rf半导体装置及其制造方法
US11646242B2 (en) 2018-11-29 2023-05-09 Qorvo Us, Inc. Thermally enhanced semiconductor package with at least one heat extractor and process for making the same
US11387157B2 (en) 2019-01-23 2022-07-12 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
US12057374B2 (en) 2019-01-23 2024-08-06 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
US12046570B2 (en) 2019-01-23 2024-07-23 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
US12046483B2 (en) 2019-01-23 2024-07-23 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
WO2020153983A1 (en) 2019-01-23 2020-07-30 Qorvo Us, Inc. Rf semiconductor device and manufacturing method thereof
US11018156B2 (en) 2019-04-08 2021-05-25 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US10892016B1 (en) 2019-04-08 2021-01-12 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11763864B2 (en) 2019-04-08 2023-09-19 Monolithic 3D Inc. 3D memory semiconductor devices and structures with bit-line pillars
US11158652B1 (en) 2019-04-08 2021-10-26 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11296106B2 (en) 2019-04-08 2022-04-05 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US12074086B2 (en) 2019-11-01 2024-08-27 Qorvo Us, Inc. RF devices with nanotube particles for enhanced performance and methods of forming the same
EP3823031A1 (en) * 2019-11-12 2021-05-19 Imec VZW Bipolar selector device for a memory array
US11646289B2 (en) 2019-12-02 2023-05-09 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
US11923238B2 (en) 2019-12-12 2024-03-05 Qorvo Us, Inc. Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive
WO2022125722A1 (en) * 2020-12-11 2022-06-16 Qorvo Us, Inc. Microelectronics package with vertically stacked wafer slices and process for making the same
US11563003B2 (en) 2021-01-20 2023-01-24 International Business Machines Corporation Fin top hard mask formation after wafer flipping process
WO2022186857A1 (en) 2021-03-05 2022-09-09 Qorvo Us, Inc. Selective etching process for si-ge and doped epitaxial silicon
US11688700B2 (en) 2021-06-11 2023-06-27 Raytheon Company Die package having security features
US12002805B2 (en) 2021-08-13 2024-06-04 International Business Machines Corporation Local vertical interconnects for monolithic stack transistors
US11948944B2 (en) 2021-08-17 2024-04-02 International Business Machines Corporation Optimized contact resistance for stacked FET devices

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6355501B1 (en) * 2000-09-21 2002-03-12 International Business Machines Corporation Three-dimensional chip stacking assembly
US6645832B2 (en) * 2002-02-20 2003-11-11 Intel Corporation Etch stop layer for silicon (Si) via etch in three-dimensional (3-D) wafer-to-wafer vertical stack
DE10250832B4 (de) * 2002-10-31 2010-02-11 Infineon Technologies Ag MOS-Transistor auf SOI-Substrat mit Source-Durchkontaktierung und Verfahren zur Herstellung eines solchen Transistors
US7799678B2 (en) * 2008-01-30 2010-09-21 Freescale Semiconductor, Inc. Method for forming a through silicon via layout
US20090212438A1 (en) * 2008-02-26 2009-08-27 Franz Kreupl Integrated circuit device comprising conductive vias and method of making the same
US7825024B2 (en) * 2008-11-25 2010-11-02 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming through-silicon vias
US7910473B2 (en) * 2008-12-31 2011-03-22 Taiwan Semiconductor Manufacturing Company, Ltd. Through-silicon via with air gap

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102856246A (zh) * 2011-06-27 2013-01-02 中芯国际集成电路制造(北京)有限公司 制造半导体器件的方法和半导体器件
CN102856246B (zh) * 2011-06-27 2014-10-29 中芯国际集成电路制造(北京)有限公司 制造半导体器件的方法和半导体器件
CN107564882A (zh) * 2016-06-30 2018-01-09 施韦策电子公司 电路板构件和用于制造电路板构件的方法
CN107564882B (zh) * 2016-06-30 2023-03-24 施韦策电子公司 电路板构件和用于制造电路板构件的方法
CN110491847A (zh) * 2018-05-14 2019-11-22 北京信息科技大学 基于硅通孔的神经元功能电路单元

Also Published As

Publication number Publication date
WO2011066742A1 (zh) 2011-06-09
US9064849B2 (en) 2015-06-23
US20110227158A1 (en) 2011-09-22

Similar Documents

Publication Publication Date Title
CN102088014A (zh) 3d集成电路结构、半导体器件及其形成方法
CN109411443B (zh) 垂直堆叠晶圆及其形成方法
US9870979B2 (en) Double-sided segmented line architecture in 3D integration
US8541305B2 (en) 3D integrated circuit and method of manufacturing the same
CN102446886B (zh) 3d集成电路结构及其形成方法
US7338896B2 (en) Formation of deep via airgaps for three dimensional wafer to wafer interconnect
US8658535B2 (en) Optimized annular copper TSV
US8252659B2 (en) Method for producing interconnect structures for integrated circuits
CN107039372B (zh) 半导体结构及其形成方法
US8853857B2 (en) 3-D integration using multi stage vias
TWI286818B (en) Electroless plating of metal caps for chalcogenide-based memory devices
TW202201631A (zh) 半導體封裝、裝置及方法
US9536809B2 (en) Combination of TSV and back side wiring in 3D integration
CN111564424A (zh) 使用混合键合的结构和器件及其形成方法
CN102299133B (zh) 半导体结构及其制造方法
US9805977B1 (en) Integrated circuit structure having through-silicon via and method of forming same
US9929085B2 (en) Integrated circuit structure having deep trench capacitor and through-silicon via and method of forming same
JP2008270354A (ja) 三次元半導体デバイスの製造方法、基板生産物の製造方法、基板生産物、及び三次元半導体デバイス
CN102263099A (zh) 3d集成电路及其制造方法
CN116314024A (zh) 集成电路装置及其制造方法
CN116918477A (zh) 三维存储器件及其形成方法
US20240079294A1 (en) Alignment mark for back side power connections
US20240170426A1 (en) Advanced interconnection for wafer on wafer packaging
US20230128985A1 (en) Early backside first power delivery network
US20240332183A1 (en) Direct bonding on buried power rails

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20110608