CN102083196B - 带宽同步电路和带宽同步方法 - Google Patents

带宽同步电路和带宽同步方法 Download PDF

Info

Publication number
CN102083196B
CN102083196B CN201010566410.4A CN201010566410A CN102083196B CN 102083196 B CN102083196 B CN 102083196B CN 201010566410 A CN201010566410 A CN 201010566410A CN 102083196 B CN102083196 B CN 102083196B
Authority
CN
China
Prior art keywords
synchronous
data
clock
response
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201010566410.4A
Other languages
English (en)
Chinese (zh)
Other versions
CN102083196A (zh
Inventor
尹栽根
郑贤旭
严濬亨
沈圣勋
洪性珉
郑法澈
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CN102083196A publication Critical patent/CN102083196A/zh
Application granted granted Critical
Publication of CN102083196B publication Critical patent/CN102083196B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
  • Power Sources (AREA)
  • Executing Machine-Instructions (AREA)
  • Bus Control (AREA)
CN201010566410.4A 2009-11-26 2010-11-26 带宽同步电路和带宽同步方法 Active CN102083196B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020090115414A KR20110058575A (ko) 2009-11-26 2009-11-26 데이터 프로세싱 시스템에서의 대역폭 동기화 회로 및 그에 따른 대역폭 동기화 방법
KR115414/09 2009-11-26

Publications (2)

Publication Number Publication Date
CN102083196A CN102083196A (zh) 2011-06-01
CN102083196B true CN102083196B (zh) 2015-07-08

Family

ID=44062069

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010566410.4A Active CN102083196B (zh) 2009-11-26 2010-11-26 带宽同步电路和带宽同步方法

Country Status (4)

Country Link
US (1) US8582709B2 (https=)
JP (1) JP2011113568A (https=)
KR (1) KR20110058575A (https=)
CN (1) CN102083196B (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8959398B2 (en) * 2012-08-16 2015-02-17 Advanced Micro Devices, Inc. Multiple clock domain debug capability
US20160103778A1 (en) * 2013-06-28 2016-04-14 Hewlett-Packard Development Company, L.P. Memory component capable to communicate at multiple data widths
US20150199286A1 (en) * 2014-01-10 2015-07-16 Samsung Electronics Co., Ltd. Network interconnect with reduced congestion
KR102206313B1 (ko) 2014-02-07 2021-01-22 삼성전자주식회사 시스템 인터커넥트 및 시스템 인터커넥트의 동작 방법
US9489009B2 (en) * 2014-02-20 2016-11-08 Samsung Electronics Co., Ltd. System on chip, bus interface and method of operating the same
KR102588600B1 (ko) * 2018-11-12 2023-10-16 에스케이하이닉스 주식회사 데이터 저장 장치 및 동작 방법, 이를 포함하는 스토리지 시스템

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3956580A (en) * 1970-12-30 1976-05-11 Ricoh Co., Ltd. System for reducing the transmission time of similar portions of visible images
US5986967A (en) * 1997-10-20 1999-11-16 Fujitsu Limited Power saving synchronization circuit and semiconductor storage device including the same
CN101198923A (zh) * 2005-06-16 2008-06-11 英特尔公司 通过空闲同步降低计算系统功率
CN101361310A (zh) * 2005-11-23 2009-02-04 Nxp股份有限公司 用于通信数据的数据处理器系统及方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2632395B2 (ja) * 1988-12-01 1997-07-23 富士通株式会社 バス接続装置
JP3528198B2 (ja) * 1993-04-08 2004-05-17 富士ゼロックス株式会社 計算機システム
JPH0916511A (ja) 1995-07-04 1997-01-17 Toshiba Corp Ｃｐｕバスとローカルバスの変換方式
KR0157924B1 (ko) * 1995-12-23 1998-12-15 문정환 데이타 전송 시스템 및 그 방법
JP2001134420A (ja) * 1999-11-02 2001-05-18 Hitachi Ltd データ処理装置
JP3580242B2 (ja) * 2000-10-25 2004-10-20 セイコーエプソン株式会社 シリアル／パラレル変換回路、データ転送制御装置及び電子機器
US6718449B2 (en) * 2001-07-09 2004-04-06 Sony Corporation System for data transfer between different clock domains, and for obtaining status of memory device during transfer
JP2006164119A (ja) 2004-12-10 2006-06-22 Renesas Technology Corp データ処理装置
KR20060103683A (ko) 2005-03-28 2006-10-04 엘지전자 주식회사 Ｃｐｕ를 내장한 ｓｏｃ 구조

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3956580A (en) * 1970-12-30 1976-05-11 Ricoh Co., Ltd. System for reducing the transmission time of similar portions of visible images
US5986967A (en) * 1997-10-20 1999-11-16 Fujitsu Limited Power saving synchronization circuit and semiconductor storage device including the same
CN101198923A (zh) * 2005-06-16 2008-06-11 英特尔公司 通过空闲同步降低计算系统功率
CN101361310A (zh) * 2005-11-23 2009-02-04 Nxp股份有限公司 用于通信数据的数据处理器系统及方法

Also Published As

Publication number Publication date
KR20110058575A (ko) 2011-06-01
JP2011113568A (ja) 2011-06-09
US8582709B2 (en) 2013-11-12
CN102083196A (zh) 2011-06-01
US20110122982A1 (en) 2011-05-26

Similar Documents

Publication Publication Date Title
CN102103561B (zh) 数据处理系统中的异步扩展电路
US10423558B1 (en) Systems and methods for controlling data on a bus using latency
CN102083196B (zh) 带宽同步电路和带宽同步方法
CN101859289B (zh) 一种利用片外存储器访问控制器访问外部存储器的方法
CN101510185B (zh) 一种高速总线向低速总线写入、读取数据的方法和装置
US11719747B2 (en) Embedded logic analyzer and integrated circuit including the same
US20140208071A1 (en) Adaptive service controller, system on chip and method of controlling the same
JP5637145B2 (ja) バスモニタ回路及びバスモニタ方法
US10255218B1 (en) Systems and methods for maintaining specific ordering in bus traffic
JP2013539892A (ja) キャッシュされたイメージを用いた低電力のオーディオのデコーディングおよび再生
US10049073B2 (en) Interface emulator using FIFOs
US10108568B2 (en) Master capable of communicating with slave and system including the master
US8090894B1 (en) Architectures for supporting communication and access between multiple host devices and one or more common functions
US20200042469A1 (en) Systems and methods for optimizing scheduling different types of memory requests with varying data sizes
TWI655642B (zh) 具有繞回性至連續性讀取之記憶體子系統
WO2019084789A1 (zh) 直接存储器访问控制器、数据读取方法和数据写入方法
US20130304955A1 (en) Methods and Apparatuses for Trace Multicast Across a Bus Structure, and Related Systems
US8244929B2 (en) Data processing apparatus
US20180336147A1 (en) Application processor including command controller and integrated circuit including the same
US9442788B2 (en) Bus protocol checker, system on chip including the same, bus protocol checking method
US11138111B2 (en) Parallel coherence and memory cache processing pipelines
Salminen et al. HIBI v. 2 communication network for system-on-chip
CN106030557A (zh) 多端口共享存储器
US10965478B2 (en) Systems and methods for performing link disconnect
Shu-Wei et al. Design and implementation of a reconfigurable SoC for high-definition video applications

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant