CN106030557A - 多端口共享存储器 - Google Patents
多端口共享存储器 Download PDFInfo
- Publication number
- CN106030557A CN106030557A CN201480075682.0A CN201480075682A CN106030557A CN 106030557 A CN106030557 A CN 106030557A CN 201480075682 A CN201480075682 A CN 201480075682A CN 106030557 A CN106030557 A CN 106030557A
- Authority
- CN
- China
- Prior art keywords
- agency
- bandwidth
- data
- moderator
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
Description
Claims (22)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361917229P | 2013-12-17 | 2013-12-17 | |
US61/917,229 | 2013-12-17 | ||
US14/570,886 US9627014B2 (en) | 2013-12-17 | 2014-12-15 | Multiple port shared memory |
US14/570,886 | 2014-12-15 | ||
PCT/US2014/070665 WO2015095231A1 (en) | 2013-12-17 | 2014-12-16 | Multiple port shared memory |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106030557A true CN106030557A (zh) | 2016-10-12 |
CN106030557B CN106030557B (zh) | 2019-04-12 |
Family
ID=53369281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201480075682.0A Active CN106030557B (zh) | 2013-12-17 | 2014-12-16 | 多端口共享存储器 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9627014B2 (zh) |
CN (1) | CN106030557B (zh) |
WO (1) | WO2015095231A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108182036A (zh) * | 2018-01-19 | 2018-06-19 | 湖南国科微电子股份有限公司 | 一种多芯片系统存储实现装置及方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080005437A1 (en) * | 2006-06-30 | 2008-01-03 | Vikram Gupta | Optimized performance and power access to a shared resource in a multiclock frequency system on a chip application |
US20100115167A1 (en) * | 2008-11-05 | 2010-05-06 | Mediatek Inc. | Shared Resource Arbitration |
US20130097390A1 (en) * | 2011-10-14 | 2013-04-18 | Renesas Mobile Corporation | Memory controller and methods |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6006303A (en) | 1997-08-28 | 1999-12-21 | Oki Electric Industry Co., Inc. | Priority encoding and decoding for memory architecture |
US6594718B1 (en) | 2000-04-29 | 2003-07-15 | Hewlett-Packard Development Company, L.P. | Arbitration scheme for equitable distribution of bandwidth for agents with different bandwidth requirements |
-
2014
- 2014-12-15 US US14/570,886 patent/US9627014B2/en active Active
- 2014-12-16 WO PCT/US2014/070665 patent/WO2015095231A1/en active Application Filing
- 2014-12-16 CN CN201480075682.0A patent/CN106030557B/zh active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080005437A1 (en) * | 2006-06-30 | 2008-01-03 | Vikram Gupta | Optimized performance and power access to a shared resource in a multiclock frequency system on a chip application |
US20100115167A1 (en) * | 2008-11-05 | 2010-05-06 | Mediatek Inc. | Shared Resource Arbitration |
CN101739372A (zh) * | 2008-11-05 | 2010-06-16 | 联发科技股份有限公司 | 共享资源的仲裁方法及装置 |
US8032678B2 (en) * | 2008-11-05 | 2011-10-04 | Mediatek Inc. | Shared resource arbitration |
US20130097390A1 (en) * | 2011-10-14 | 2013-04-18 | Renesas Mobile Corporation | Memory controller and methods |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108182036A (zh) * | 2018-01-19 | 2018-06-19 | 湖南国科微电子股份有限公司 | 一种多芯片系统存储实现装置及方法 |
Also Published As
Publication number | Publication date |
---|---|
CN106030557B (zh) | 2019-04-12 |
WO2015095231A1 (en) | 2015-06-25 |
US20150170720A1 (en) | 2015-06-18 |
US9627014B2 (en) | 2017-04-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4740261B2 (ja) | 通信システム及び通信モジュールの通信リンクや通信システムのノードを経由してメッセージのデータを伝送する方法と、この方法を実現するための通信システム。 | |
JP5566899B2 (ja) | メモリにアクセスするシステム及び方法 | |
CN100481266C (zh) | 在主机和非易失性存储设备间进行缓冲的多端口存储设备 | |
CN108701081A (zh) | 用于同时存取非易失性存储器的多个分区的设备和方法 | |
CN109478158A (zh) | Ddr存储器错误恢复 | |
US20090083466A1 (en) | Message handler and method for controlling access to data of a message memory of a communications module | |
US9032162B1 (en) | Systems and methods for providing memory controllers with memory access request merging capabilities | |
CN107924375A (zh) | 用于高速存储器接口的命令仲裁 | |
CN109863481A (zh) | 用于平台裕度调节和调试的软件模式寄存器访问 | |
JP7195486B1 (ja) | 異種メモリシステムに対するシグナリング | |
US11561862B2 (en) | Refresh management for DRAM | |
US20170017420A1 (en) | System And Method For Enabling High Read Rates To Data Element Lists | |
US20210377150A1 (en) | Memory pooled time sensitive networking based architectures | |
US8019961B2 (en) | Method for storing messages in a message memory and message memory | |
US9785367B2 (en) | System and method for enabling high read rates to data element lists | |
CN106325759A (zh) | 一种可动态配置端口带宽的ddr控制方法及装置 | |
CN108958848A (zh) | 近存储器计算体系结构 | |
KR20220136426A (ko) | 머신 학습 가속기들에서의 큐 할당 | |
CN106030557A (zh) | 多端口共享存储器 | |
US9660936B2 (en) | Method and apparatus for supporting reprogramming or reconfiguring | |
US20230325326A1 (en) | Memory encryption | |
US11652761B2 (en) | Switch for transmitting packet, network on chip having the same, and operating method thereof | |
US11431648B2 (en) | Technologies for providing adaptive utilization of different interconnects for workloads | |
US10067690B1 (en) | System and methods for flexible data access containers | |
WO2024001332A1 (zh) | 多端口存储器、多端口存储器的读写方法及装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200428 Address after: Singapore City Patentee after: Marvell Asia Pte. Ltd. Address before: Ford street, Grand Cayman, Cayman Islands Patentee before: Kaiwei international Co. Effective date of registration: 20200428 Address after: Ford street, Grand Cayman, Cayman Islands Patentee after: Kaiwei international Co. Address before: Hamilton, Bermuda Patentee before: Marvell International Ltd. Effective date of registration: 20200428 Address after: Hamilton, Bermuda Patentee after: Marvell International Ltd. Address before: Babado J San Mega Le Patentee before: MARVELL WORLD TRADE Ltd. |
|
TR01 | Transfer of patent right |