CN102073009A - System chip JTAG (Joint Test Action Group) debugging control method based on chip flash memory - Google Patents
System chip JTAG (Joint Test Action Group) debugging control method based on chip flash memory Download PDFInfo
- Publication number
- CN102073009A CN102073009A CN 201010561701 CN201010561701A CN102073009A CN 102073009 A CN102073009 A CN 102073009A CN 201010561701 CN201010561701 CN 201010561701 CN 201010561701 A CN201010561701 A CN 201010561701A CN 102073009 A CN102073009 A CN 102073009A
- Authority
- CN
- China
- Prior art keywords
- interface
- jtag
- value
- chip
- flash memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention discloses a system chip JTAG (Joint Test Action Group) debugging control method based on a chip flash memory. A JTAG realizes control on a boundary scanning chain through a TAP (Test Access Port), a TCK (Test Clock) interface, a TMS (Time Multiplexed Switching) interface and a TDI (Transport Driver Interface) are respectively controlled by an alternative datum, two inputs of a data selector are respectively used as a normal signal and a fixed low level or high level, the data selector is controlled through a register REG 1 with a bit width of a bit in a system chip, when the value of the REG1 is 1, the low level is connected to the TCK interface, the TMS interface and the TDI through signals and used for shielding an JTAG interface; when the value of the REG1 is 0, the normal signal is connected to the TCK interface, the TMS interface and the TDI and enters a normal debugging mode; and the value of the REG1 is determined according to the data of the chip flash memory. The invention ensures the data security and improves the security while the debugging is convenient.
Description
Technical field
The present invention relates to the System on Chip/SoC field, especially a kind of System on Chip/SoC JTAG debugging control program.
Background technology
System on Chip/SoC (SOC, System on Chip) is meant an integrated complete system on single chip.This designing technique starts from the mid-90 in 20th century.Fast development along with semiconductor process techniques, IC(Integrated Circuit, integrated circuit) deviser can be integrated into the function that becomes increasingly complex on the single silicon chip, integrated circuit (IC) has appearred to integrated system (IS, Integrate System) trend of Zhuan Bianing, SOC produces under this transformation.Along with the deep submicron process technology is increasingly mature, the scale of integrated circuit (IC) chip is increasing.The method for designing of numeral IC from driving based on sequential develops into the Property based on IP(Intellectual, intellecture property) the multiplexing method for designing of nuclear, this method for designing is widely used in SOC.SOC can utilize existing design accumulation fully, improved ASIC (Application Specified Integrated Circuit greatly, special IC) designed capacity, therefore the development ten minutes is rapid, and becomes the inexorable trend of integrated circuit development.
JTAG is a Joint Test Action Group(joint test behavior tissue) abbreviation.IEEE 1149.1 standards propose by this tissue of JTAG is initial, finally by IEEE approval and standardized.So IEEE 1149.1 these standards generally also are commonly called as the JTAG debug standard.Jtag interface is mainly used in the debugging of chip, can also be used to realize ISP(In-System Programmable, online programming), to the FLASH(flash memory) etc. device programme.
In the middle of the JTAG debugging, boundary scan is a very important notion.The basic thought of boundary scan technique is to increase a shift register cell on the close input and output pin of chip.Because these shift register cells all are distributed on the border of chip, be called as boundary scan register.When chip was in debugging mode, these boundary scan register can be kept apart chip and peripheral input and output.By these boundary scan register unit, just can observe with control chip on input and output signal.For the input pin of chip, can load signal (data) fall in this pin by the boundary scan register unit that is attached thereto and go; For the output pin of chip, also can obtain output signal on this pin by the boundary scan register that is attached thereto.Under normal running status, these boundary scan register are transparent to chip, so normal operation can not be affected.Like this, boundary scan register provides a convenient mode in order to observe and to control the chip of required debugging, and the register and the data that read arbitrarily and revise in the chip become possibility.In addition, the boundary scan register unit on the chip input and output pin can be connected with each other, and forms a boundary scan chain around chip.Boundary scan chain can serial input and output, by corresponding clock signals and control signal, just can observe and control the chip that is under the debugging mode easily.
JTAG is by TAP(Test Access Port, the test access mouth) realize control to boundary scan chain.In IEEE 1149.1 standards the inside, register is divided into two big classes: data register (DR) and order register (IR).It is very important a kind of in the data register that boundary scan chain belongs to, and is used for realizing observation and control to the input and output of chip, and data register also comprises device identification register and bypass register.And order register is used for realizing the control to the data register, for example can specify an access object for boundary scan chain.
TAP is a general port, all data registers and the order register that can access chip provide by TAP.To the control of whole TAP by TAP Controller(TAP controller) finish.The TAP interface of standard is four lines: TMS(Test Mode Selection Input, test pattern selection input), TCK(Test Clock Input, the test clock input), TDI(Test Data Input, test data input), TDO(Test Data Output, test data output).Also has a selectable pin TRST(Test Reset Input, the test reset input).These pins are defined as: TCK provides one independently for the operation of TAP, basic clock signal, and the every operation of TAP all will drive by this clock; TDI is the test data input, and all will be input to the data of particular register and all will come one one serial to import by the TDI interface, and this input also has TCK to drive; TDO is test data output, and all will all pass through the output of one one bit serial of TDO from the data that particular register reads, and this process need drives by TCK; TMS is that test pattern is selected, and is used for controlling the conversion of TAP state machine, can control TAP by this signal and change between different conditions, thereby finish different operating according to customer requirements, and this signal is effective at the TCK rising edge; TRST is the test reset line, can reset to the TAP state machine by this signal.
As follows by TAP: as at first,, to select the data register of a needs visit by order register to the general process that the data register conducts interviews; Secondly, selected data register is connected on TDI and the TDO, is about to data register and is tied on the scan chain circuit; At last, under the driving of TCK, through TDI, the data of needs are input to the data designated register, by TDO, the data in the data designated register are exported simultaneously.
The TAP state machine always has 16 states as shown in Figure 1, controls conversion between these states by TMS, thereby reaches the input of data register and read.The course of normal operation of jtag test system is to send into instruction to order register, tests by data register then.Test instruction has pointed out that the next test that will carry out and test need the data register that uses.Instruction is divided into open and privately owned, and the standard that has defined has been specified an open instruction set of minimum that compatible device must be supported.And privately owned instruction is mainly used in the special test on the sheet, and standard is not made concrete regulation.
The boundary-scan architecture of JTAG as shown in Figure 2.BSC(Boundary Scan Cell) is boundary scan cell, can intercepts the data of each input and output pin.Three piths of data register are as follows: the device identification register can be read the identification code that is fixed on chip internal; Bypass register postpones a clock with TDI and is connected to TDO, makes test board can visit next device (under a plurality of devices situation connected in series) fast; Boundary scan register can intercept all signals between the chip core logical and input and output pin.
A CPU who supports the JTAG debugging, as long as clock TCK is normal, just can visit the internal register and the equipment that hangs on the cpu bus of CPU by jtag interface, as RAM(Random Access Memory, random access memory) memory device and UART such as, TIMER, the special I P of general purpose I P such as GPIO and certain chip.This just provides condition very easily for the debugging of System on Chip/SoC.But thereupon also produced new problem.Owing to can read and revise the data of chip internal memory device and the register of IP by jtag interface, this just makes those have the chip of specific (special) requirements to face the danger that data are revealed and distorted to information security.
Flash memory has non-volatile characteristics on the sheet, can preserve data after outage.Simultaneously, after Chip Packaging is finished, can read and write flash memory on the sheet, but then be difficult to read and change the data of flash memory on the sheet by other mode by jtag interface because it is positioned at chip internal.Need to prove, in theory, jtag interface can be visited any equipment on the cpu bus, so should be able to write flash memory on the sheet, but the writing mode of flash memory is not quite identical with RAM, therefore the sequential of writing needs a specific interface IP that flash memory on the sheet is linked to each other with bus, the write-in functions of realization specified flash according to different flash memories and difference.
Summary of the invention
Have data security hidden danger, a relatively poor deficiency of security for what overcome existing System on Chip/SoC JTAG debugging control program, the invention provides a kind of in convenient debugging, ensure data security, improving safety based on sheet on the System on Chip/SoC JTAG debugging control program of flash memory.
The technical solution adopted for the present invention to solve the technical problems is:
A kind of System on Chip/SoC JTAG debugging control program based on flash memory on the sheet, described JTAG is by the control of TAP realization to boundary scan chain, described TAP interface comprises the TCK interface, the TMS interface, the TDI interface, TDO interface and TRST interface, described TCK interface, TMS interface and TDI interface are controlled by the data selector of an alternative respectively, two inputs of data selector are respectively normal signal and fixing low level or high level, be that one register REG1 comes the control data selector switch by a bit wide in the System on Chip/SoC again, when the value of register REG1 is for the moment, low level signal is connected to the TCK interface, on TMS interface and the TDI interface, the shielding jtag interface; And the value of register REG1 is connected to normal signal on TCK interface, TMS interface and the TDI interface when being zero, enters the normal debugging pattern;
It is KEY1 and KEY2 that two key values are set, and the address AD DR that deposits keyword on the selected sheet in the flash memory;
Described System on Chip/SoC JTAG debugging control program may further comprise the steps:
(1), start-up routine, begin to get finger from zero-address, promptly enter the ROM section;
(2), 32 bit data VALUE are read in the ADDR address of flash memory from the sheet, and VALUE and key value KEY1 are compared:
If VALUE equates with KEY1, then write REG1 as one, jtag interface conductively-closed this moment, and jump to the start address of program;
If VALUE and KEY1 are unequal, then REG1 is write as zero, this moment, jtag interface can be worked normally, entered debugging mode smoothly;
(3) continue VALUE and KEY2 are compared:
If VALUE equates with KEY2, then directly jump to the start address of program.If VALUE month KEY2 is unequal, then jump to one section recursion instruction.
As preferred a kind of scheme: described TRST interface is also controlled by the data selector of an alternative, when the value of register REG1 is for the moment, high level signal is received on the TRST interface; When the value of register REG1 is zero, normal signal is received on the TRST interface.
Further, described register REG1 supports read and write.
Described two key value KEY1 and KEY2 select the numerical value except 0xffffffff for use.The address of described two key value KEY1 and KEY2 and the address of program segment are positioned at the diverse location of flash memory on the sheet.
Technical conceive of the present invention is: can shield jtag interface in order to enter smoothly safely and effectively after JTAG debugging and debugging are finished, the present invention is to four input pin TCK of JTAG, TMS, TDI, TRST controls (if corresponding jtag interface does not have TRST, also can only to other three controls).Discussed as can be known by preamble, these four pins have been debugged crucial effects to JTAG, and when these four input pins can normally be imported, JTAG was operated under the debugging mode, can remove to debug chip.Work as TCK, TMS and TDI are fixing low level, when TRST is the high level of fixing, because do not have TCK to drive, the TMS of model selection simultaneously also is a low level, the normally redirect of TAP state machine, the conductively-closed of JTAG debug function can not go to read and revise the data of chip internal again.It is because TRST when being low level, can make jtag interface reset that TRST is fixed to high level, is high level (not having this to follow pin also not influence final result) so it is connect.Following process thinks that JTAG is the interface with five lines, and promptly jtag interface comprises the TRST line.
Four input pins are controlled by the data selector of an alternative respectively.Two inputs of data selector are respectively normal signal and fixing low level or high level.Be that one register REG1 comes the control data selector switch by a bit wide in the chip again,, low level signal be connected to the TCK of jtag interface when the value of REG1 is for the moment, TMS, on the TDI, and on the TRST with high level signal street jtag interface, the shielding jtag interface; And the value of REG1 is when being zero, and normal signal is connected to the TCK of jtag interface, and TMS on TDI and the TRST, enters the normal debugging pattern.Consider the characteristic of flash memory on the sheet, we will decide the value of REG1 according to the data of flash memory on the sheet, thereby reach the control to the JTAG debugging.It should be noted that REG1 should not go to reset with global reset signal, promptly REG1 only supports read and write, does not support any type of resetting.
The core of whole control process is one section ROM program that is solidificated on the chip, can make jtag interface operate as normal or shielding jtag interface according to the content of a special address of flash memory on the sheet by this section ROM program.At first should determine two 32 key value, these two key values are foundations of judging current demand.Because flash memory generally is the state after wiping after dispatching from the factory on the sheet, promptly all data bit all are one, so two selected key values should be avoided 0xffffffff.Remember that these two selected key values are KEY1 and KEY2.Secondly should select an address of depositing key value.If program also is to leave on the sheet on the flash memory, should note not allowing program segment of depositing and the address conflict of depositing key value so.This selected address of note is ADDR.
This section ROM program origin is positioned at the zero-address of chip address space.Can begin to get finger from zero-address behind the program start, promptly can enter the ROM section.The program that the ROM section is solidified will be finished following certain operations: at first, 32 bit data VALUE are read in the ADDR address of flash memory from the sheet, and VALUE and KEY1 are compared.If VALUE equates with KEY1, then write REG1 as one, jtag interface conductively-closed this moment, and jump to the start address base address of chip external memory (be generally on the sheet or) of program.If VALUE and KEY1 are unequal, then REG1 is write as zero, this moment, jtag interface can be worked normally, entered debugging mode smoothly, and continued VALUE and KEY2 are compared.If VALUE equates with KEY2, then directly jump to the start address of program.If VALUE month KEY2 is unequal, then jump to one section recursion instruction.
According to top analysis, this section ROM program can produce three different states: shielding JTAG jumps to the program The initial segment; Open JTAG, jump to the program The initial segment; Open JTAG, jump to one section recursion instruction.The effect of these three kinds of states is as follows:
(1) before the chip debugging, flash memory is in the state of wiping on the sheet, and all data bit all are one.After resetting, 32 bit data of reading back in the ROM program that is positioned at zero-address flash memory ADDR address from the sheet are 0xffffffff, and are all unequal with KEY1 and KEY2.The ROM program segment will be opened JTAG, this moment is not because program also is loaded in the storer, can not leap to the start address (otherwise CPU gets the instruction that can't discern) of program, can only jump to one section recursion instruction, to guarantee to enter smoothly debugging mode.After entering the JTAG debugging mode, the program that needs are debugged is written into corresponding address space in the storer.And the ADDR address of flash memory on the sheet is write as the value of KEY2 by jtag interface.
(2) reset once more start after, the ROM program segment is flash memory ADDR address reading data from the sheet once more, the data of at this moment reading back are for equaling KEY2, JTAG works normally, has downloaded and finishes owing to program, can leap to the start address of program.At this moment working procedure normally, the state of monitoring facilities operation, and modification that as required can be repeatedly and loader again.Move fully correctly up to program, and wish permanent shielding jtag interface,, at this moment the ADD address of flash memory on the sheet is write as the value of KEY1 by jtag interface to prevent the illegal data that read and revise in the chip.
(3) owing to flash memory on the sheet can be preserved data after outage; later reset each time restart after; the ROM program segment data that read the ADDR address of flash memory from the sheet all equal the value of KEY1; the JTAG conductively-closed; can't be again go to read and revise data in the chip by jtag interface; also can't go to revise the data of the ADDR address of flash memory on the sheet again, thereby reach the effect of data security in the protection chip.
In sum, the present invention can control the JTAG debugging of System on Chip/SoC safely and effectively by flash memory on the sheet, thereby reaches the purpose of protection chip data security.
Beneficial effect of the present invention mainly shows: ensure data security, improving safety in convenient debugging.
Description of drawings
Fig. 1 is the synoptic diagram of TAP state machine.
Fig. 2 is the boundary-scan architecture figure of JTAG.
Fig. 3 is a synoptic diagram with simple SOC (system on a chip) of AMBA (Advanced Microcontroller Bus Architecture, Advanced Microcontroller Bus Architecture) 2.0 structures.
Fig. 4 is the synoptic diagram of concrete method of attachment of the jtag interface of CPU.
Fig. 5 is the process flow diagram of ROM program.
Embodiment
Below in conjunction with accompanying drawing the present invention is further described.
With reference to Fig. 3～Fig. 5, a kind of System on Chip/SoC JTAG debugging control program based on flash memory on the sheet, described JTAG is by the control of TAP realization to boundary scan chain, described TAP interface comprises the TCK interface, the TMS interface, the TDI interface, TDO interface and TRST interface, described TCK interface, TMS interface and TDI interface are controlled by the data selector of an alternative respectively, two inputs of data selector are respectively normal signal and fixing low level or high level, be that one register REG1 comes the control data selector switch by a bit wide in the System on Chip/SoC again, when the value of register REG1 is for the moment, low level signal is connected to the TCK interface, on TMS interface and the TDI interface, the shielding jtag interface; And the value of register REG1 is connected to normal signal on TCK interface, TMS interface and the TDI interface when being zero, enters the normal debugging pattern;
It is KEY1 and KEY2 that two key values are set, and the address AD DR that deposits keyword on the selected sheet in the flash memory;
Described System on Chip/SoC JTAG debugging control program may further comprise the steps:
(1), start-up routine, begin to get finger from zero-address, promptly enter the ROM section;
(2), 32 bit data VALUE are read in the ADDR address of flash memory from the sheet, and VALUE and key value KEY1 are compared:
If VALUE equates with KEY1, then write REG1 as one, jtag interface conductively-closed this moment, and jump to the start address of program;
If VALUE and KEY1 are unequal, then REG1 is write as zero, this moment, jtag interface can be worked normally, entered debugging mode smoothly;
(3) continue VALUE and KEY2 are compared:
If VALUE equates with KEY2, then directly jump to the start address of program.If VALUE month KEY2 is unequal, then jump to one section recursion instruction.
Described TRST interface is also controlled by the data selector of an alternative, when the value of register REG1 is for the moment, high level signal is received on the TRST interface; When the value of register REG1 is zero, normal signal is received on the TRST interface.
Described register REG1 supports read and write, does not support any type of resetting.
Described two key value KEY1 and KEY2 select the numerical value except 0xffffffff for use.The address of described two key value KEY1 and KEY2 and the address of program segment are positioned at the diverse location of flash memory on the sheet.
Fig. 3 is a simple SOC (system on a chip) with AMBA (Advanced Microcontroller Bus Architecture, Advanced Microcontroller Bus Architecture) 2.0 structures.CPU is a RISC(Reduced Instruction Set Computer who supports the JTAG debugging, Reduced Instruction Set Computer) microprocessor.EFlash is a flash memory on the sheet, and flash memory parallel connection on the sheet that to adopt 4 sizes be 128K can be carried out by word(word, promptly 32) visit, address space is that 0x80000 is to 0xfffffc.Flash controller on the eFlash Controller(sheet) is flash memory and AMBA AHB (Advanced High-performance Bus on the sheet, high performance bus) interface, this interface can be corresponding flash memory control signal with the ahb bus conversion of signals, thereby realize reading to flash memory, write, wipe operation.This interface has also been arranged just, and making becomes possibility by JTAG to flash memory online programming on the sheet.
Fig. 4 has provided the concrete method of attachment of the jtag interface of CPU, and the data selector of four alternatives is controlled four input: TMS of jtag interface, TCK, TDI, TRST.Two inputs of data selector one are respectively the input pin TMS_IN and the fixing low level of SOC (system on a chip); Two inputs of data selector two are respectively the input pin TCK_IN and the fixing low level of SOC (system on a chip); Two inputs of data selector three are respectively the input pin TDI_IN and the fixing low level of SOC (system on a chip); Two inputs of data selector four are respectively SOC (system on a chip) input pin TRST_IN and fixing high level.The control signal of four data selections all is JTAG_OFF.This control signal is from a register REG1 among the eFlash Controller, and is consistent with the value of REG1.This REG1 has only read-write capability, can not resetting and reset with system.When control signal JTAG_OFF was high level, fixing low level and the high level of fixing were selected respectively, and any debugging control information all can't pass to TAP, that is to say that the JTAG debugging is shielded fully; When JTAG_OFF is low level, selected from the input pin of SOC (system on a chip), can import the data of needs into TAP by these four inputs, thereby the JTAG debugging can be carried out normally.
Selected two key value KEY1, KEY2 is respectively 0x20101234 and the 0x19876789(key value can be chosen arbitrarily, note not selecting 0xffffffff, the reason articles and opinions that see before are stated), the address AD DR that deposits key value is that 0xffff0c(can choose an address arbitrarily in the flash memory address spatial dimension on sheet, note not be stored in sheet on the data of flash memory conflict mutually, and read according to word, should align in the address).
In order to change the value of register REG1 according to the value of certain address of flash memory on the sheet, need to solidify one section ROM program, and with the start-up routine of this section ROM program as entire chip.The flow process of ROM program as shown in Figure 5.Whether at first detect eFlash Controller is idle (only in idle condition, could pass through eFlash Controller flash memory on the sheet is initiated read operation).Busyly then wait for, idle then, be designated as VALUE from the data that 0xffff0c reads 32.Again VALUE and 0x20101234 are compared, equal then leap to the program origin.Unequally then the register REG1 among the eFlash Controller is set to 0, is about to JTAG_OFF and is set to low level, and continue VALUE and 0x19876789 are compared.If both equate, then jump to the program The initial segment; If both are unequal, then jump to one section recursion instruction that is positioned at the ROM program.
Before chip began debugging, the back that resets started from the ROM program segment.32 bit data of reading back from 0xffff0c are that 0xffffffff(flash memory original state is an erase status), with KEY1, KEY2 is unequal, and the ROM program writes 0 with REG1.JTAG_OFF is a low level, and JTAG can operate as normal, and jumps to the recursion instruction of a section and ROM program.Can load the program that needs debugging this moment by JTAG.Program is write 0xffff0c as 0x19876789 after loading and finishing again.Reset restart after, be 0x19876789 from the 0xffff0c value of coming of reading back, equate that with KEY2 the ROM program writes 0 with REG1.JTAG_OFF is a low level, and JTAG can operate as normal, and jumps to the The initial segment of program.Can come working procedure this moment by JTAG, but and repetition loading, debugging repeatedly.By the time program debug is finished fully, is write 0xffff0c as 0x20121234 again.Reset once more restart after, the data of reading back from 0xffff0c equate that with KEY1 the ROM program writes 1 with REG1.This moment, JTAG_OFF was a high level, the shielding jtag interface, and leap to the program origin, program brings into operation.At this moment, can not intercept or update routine by jtag interface again, can not go to write this address of 0xffff0c again.Flash memory can be preserved the data at 0xffff0c place after outage, REG1 can not be reset simultaneously, thereby the state of JTAG conductively-closed can permanently be preserved.
Claims (6)
1. System on Chip/SoC JTAG debugging control program based on flash memory on the sheet, described JTAG is by the control of TAP realization to boundary scan chain, described TAP interface comprises the TCK interface, the TMS interface, the TDI interface, TDO interface and TRST interface, it is characterized in that: described TCK interface, TMS interface and TDI interface are controlled by the data selector of an alternative respectively, two inputs of data selector are respectively normal signal and fixing low level or high level, be that one register REG1 comes the control data selector switch by a bit wide in the System on Chip/SoC again, when the value of register REG1 is for the moment, low level signal is connected to the TCK interface, on TMS interface and the TDI interface, the shielding jtag interface; And the value of register REG1 is connected to normal signal on TCK interface, TMS interface and the TDI interface when being zero, enters the normal debugging pattern;
It is KEY1 and KEY2 that two key values are set, and the address AD DR that deposits keyword on the selected sheet in the flash memory;
Described System on Chip/SoC JTAG debugging control program may further comprise the steps:
(1), start-up routine, begin to get finger from zero-address, promptly enter the ROM section;
(2), 32 bit data VALUE are read in the ADDR address of flash memory from the sheet, and VALUE and key value KEY1 are compared:
If VALUE equates with KEY1, then write REG1 as one, jtag interface conductively-closed this moment, and jump to the start address of program;
If VALUE and KEY1 are unequal, then REG1 is write as zero, this moment, jtag interface can be worked normally, entered debugging mode smoothly;
(3) continue VALUE and KEY2 are compared:
If VALUE equates with KEY2, then directly jump to the start address of program.
2., then jump to one section recursion instruction if VALUE month KEY2 is unequal.
3. a kind of System on Chip/SoC JTAG debugging control program as claimed in claim 1 based on flash memory on the sheet, it is characterized in that: described TRST interface is also controlled by the data selector of an alternative, when the value of register REG1 is for the moment, high level signal is received on the TRST interface; When the value of register REG1 is zero, normal signal is received on the TRST interface.
4. a kind of System on Chip/SoC JTAG debugging control program based on flash memory on the sheet as claimed in claim 1 or 2 is characterized in that: described register REG1 supports read and write.
5. a kind of System on Chip/SoC JTAG debugging control program based on flash memory on the sheet as claimed in claim 1 or 2, it is characterized in that: described two key value KEY1 and KEY2 select the numerical value except 0xffffffff for use.
6. a kind of System on Chip/SoC JTAG debugging control program based on flash memory on the sheet as claimed in claim 4 is characterized in that: the address of described two key value KEY1 and KEY2 and the address of program segment are positioned at the diverse location of flash memory on the sheet.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010105617014A CN102073009B (en) | 2010-11-29 | 2010-11-29 | System chip JTAG (Joint Test Action Group) debugging control method based on chip flash memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010105617014A CN102073009B (en) | 2010-11-29 | 2010-11-29 | System chip JTAG (Joint Test Action Group) debugging control method based on chip flash memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102073009A true CN102073009A (en) | 2011-05-25 |
| CN102073009B CN102073009B (en) | 2012-11-07 |
Family
ID=44031627
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010105617014A Active CN102073009B (en) | 2010-11-29 | 2010-11-29 | System chip JTAG (Joint Test Action Group) debugging control method based on chip flash memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102073009B (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102662835A (en) * | 2012-03-23 | 2012-09-12 | 凌阳科技股份有限公司 | Program debugging method of embedded system and embedded system |
| CN103186458A (en) * | 2011-12-29 | 2013-07-03 | 联芯科技有限公司 | Embedded operating system-based simulation debugging system and method |
| CN104076272A (en) * | 2013-03-28 | 2014-10-01 | 意法半导体公司 | Dual master JTAG method, circuit, and system |
| CN107607853A (en) * | 2017-08-18 | 2018-01-19 | 北京集创北方科技股份有限公司 | Adjustment method, device, storage medium and the processor of chip |
| CN108027796A (en) * | 2015-09-04 | 2018-05-11 | 惠普发展公司有限责任合伙企业 | Serial port pin voltage |
| CN108197699A (en) * | 2018-01-05 | 2018-06-22 | 中国人民解放军国防科技大学 | Debugging module for convolutional neural network hardware accelerator |
| CN108388492A (en) * | 2018-03-20 | 2018-08-10 | 珠海格力电器股份有限公司 | More dsp chip debugging control programs and device |
| TWI650565B (en) * | 2013-09-02 | 2019-02-11 | 南韓商三星電子股份有限公司 | An integrated circuit (IC) connected to a flip-flop connected to a flip-flop in a scan chain, a method of operating the IC, and a device having the IC by using a Joint Test Action Group (JTAG) interface |
| CN109613421A (en) * | 2018-12-21 | 2019-04-12 | 郑州云海信息技术有限公司 | A kind of jtag circuit and measure and control device |
| CN111881636A (en) * | 2020-07-07 | 2020-11-03 | 广芯微电子（广州）股份有限公司 | RISC-V chip based simulation debugging method and device |
| CN113010344A (en) * | 2019-12-19 | 2021-06-22 | 瑞昱半导体股份有限公司 | Joint test workgroup access interface device, host end and target system |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050289355A1 (en) * | 2004-06-29 | 2005-12-29 | Dimitri Kitariev | Lockstep mechanism to ensure security in hardware at power-up |
| US7228440B1 (en) * | 2002-02-13 | 2007-06-05 | Lsi Corporation | Scan and boundary scan disable mechanism on secure device |
| US7398441B1 (en) * | 2005-12-21 | 2008-07-08 | Rockwell Collins, Inc. | System and method for providing secure boundary scan interface access |
| CN101329385A (en) * | 2008-08-01 | 2008-12-24 | 炬力集成电路设计有限公司 | Regulation test system and method of on-chip system as well as on-chip system |
-
2010
- 2010-11-29 CN CN2010105617014A patent/CN102073009B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7228440B1 (en) * | 2002-02-13 | 2007-06-05 | Lsi Corporation | Scan and boundary scan disable mechanism on secure device |
| US20050289355A1 (en) * | 2004-06-29 | 2005-12-29 | Dimitri Kitariev | Lockstep mechanism to ensure security in hardware at power-up |
| US7398441B1 (en) * | 2005-12-21 | 2008-07-08 | Rockwell Collins, Inc. | System and method for providing secure boundary scan interface access |
| CN101329385A (en) * | 2008-08-01 | 2008-12-24 | 炬力集成电路设计有限公司 | Regulation test system and method of on-chip system as well as on-chip system |
Non-Patent Citations (1)
| Title |
|---|
| 《江南大学学报(自然科学版)》 20071015 游海量等 一种基于JTAG协议的嵌入式调试接口设计方法 523-527 第06卷, 第05期 * |
Cited By (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103186458A (en) * | 2011-12-29 | 2013-07-03 | 联芯科技有限公司 | Embedded operating system-based simulation debugging system and method |
| CN102662835B (en) * | 2012-03-23 | 2015-10-28 | 凌阳科技股份有限公司 | A kind of program debugging method for embedded system and embedded system |
| CN102662835A (en) * | 2012-03-23 | 2012-09-12 | 凌阳科技股份有限公司 | Program debugging method of embedded system and embedded system |
| CN104076272A (en) * | 2013-03-28 | 2014-10-01 | 意法半导体公司 | Dual master JTAG method, circuit, and system |
| CN104076272B (en) * | 2013-03-28 | 2017-04-12 | 意法半导体公司 | Dual master JTAG method, circuit, and system |
| TWI650565B (en) * | 2013-09-02 | 2019-02-11 | 南韓商三星電子股份有限公司 | An integrated circuit (IC) connected to a flip-flop connected to a flip-flop in a scan chain, a method of operating the IC, and a device having the IC by using a Joint Test Action Group (JTAG) interface |
| CN108027796A (en) * | 2015-09-04 | 2018-05-11 | 惠普发展公司有限责任合伙企业 | Serial port pin voltage |
| CN108027796B (en) * | 2015-09-04 | 2021-06-08 | 惠普发展公司有限责任合伙企业 | Device for independently controlling voltage of serial port pin, computing equipment and method thereof |
| CN107607853B (en) * | 2017-08-18 | 2020-03-17 | 北京集创北方科技股份有限公司 | Chip debugging method and device, storage medium and processor |
| CN107607853A (en) * | 2017-08-18 | 2018-01-19 | 北京集创北方科技股份有限公司 | Adjustment method, device, storage medium and the processor of chip |
| CN108197699B (en) * | 2018-01-05 | 2020-04-07 | 中国人民解放军国防科技大学 | Debugging module for convolutional neural network hardware accelerator |
| CN108197699A (en) * | 2018-01-05 | 2018-06-22 | 中国人民解放军国防科技大学 | Debugging module for convolutional neural network hardware accelerator |
| CN108388492A (en) * | 2018-03-20 | 2018-08-10 | 珠海格力电器股份有限公司 | More dsp chip debugging control programs and device |
| CN109613421A (en) * | 2018-12-21 | 2019-04-12 | 郑州云海信息技术有限公司 | A kind of jtag circuit and measure and control device |
| CN113010344A (en) * | 2019-12-19 | 2021-06-22 | 瑞昱半导体股份有限公司 | Joint test workgroup access interface device, host end and target system |
| CN113010344B (en) * | 2019-12-19 | 2022-10-11 | 瑞昱半导体股份有限公司 | Joint test workgroup access interface device, host end and target system |
| CN111881636A (en) * | 2020-07-07 | 2020-11-03 | 广芯微电子（广州）股份有限公司 | RISC-V chip based simulation debugging method and device |
| CN111881636B (en) * | 2020-07-07 | 2021-05-04 | 广芯微电子（广州）股份有限公司 | RISC-V chip based simulation debugging method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102073009B (en) | 2012-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102073009B (en) | System chip JTAG (Joint Test Action Group) debugging control method based on chip flash memory | |
| US7653845B2 (en) | Test algorithm selection in memory built-in self test controller | |
| US5828825A (en) | Method and apparatus for pseudo-direct access to embedded memories of a micro-controller integrated circuit via the IEEE test access port | |
| US7665002B1 (en) | Multi-core integrated circuit with shared debug port | |
| CN100392617C (en) | Soc and testing and debug method applied in same | |
| US20020035442A1 (en) | Hierarchical test circuit structure for chips with multiple circuit blocks | |
| US7533309B2 (en) | Testing memories using algorithm selection | |
| US20040237015A1 (en) | Method and apparatus for debug, diagnosis, and yield improvement of scan-based integrated circuits | |
| TWI384244B (en) | Test device and method for a hierarchical test architecture | |
| JP2004500712A (en) | Hierarchical test circuit structure for chip with many circuit blocks | |
| US6829751B1 (en) | Diagnostic architecture using FPGA core in system on a chip design | |
| US20120124435A1 (en) | Avoiding bist and mbist intrusion logic in critical timing paths | |
| US7219287B1 (en) | Automated fault diagnosis in a programmable device | |
| CN100492315C (en) | Embedded signal processor simulator | |
| US20130311843A1 (en) | Scan controller configured to control signal values applied to signal lines of circuit core input interface | |
| CN101782626A (en) | JTAG port controller | |
| CN206161792U (en) | A boundary scan test device for integrated circuit test | |
| CN110415751B (en) | Memory built-in self-test circuit capable of being configured in parameterization mode | |
| Remmers et al. | Hierarchical DFT methodology-a case study | |
| Ostendorff et al. | A new approach for adaptive failure diagnostics based on emulation test | |
| CN101055613A (en) | Chip data output signal protection method and its circuit | |
| Cheng | Comprehensive study on designing memory BIST: algorithms, implementations and trade-offs | |
| CN106874577A (en) | A kind of memory compiler | |
| Bernardi et al. | A P1500-compatible programmable BIST approach for the test of Embedded Flash Memories | |
| JP2004012374A (en) | Test system, inspection method, and scan test pattern preparation method for semiconductor integrated circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |