MOS transistor and manufacture method thereof as electrostatic preventing structure
Technical field
The present invention relates to a kind of semiconductor device, particularly relate to a kind of MOS transistor of the electrostatic preventing structure as low pressure or high-tension circuit.
Background technology
Static is masty problem for the injury of electronic product always; in semiconductor integrated circuit, use maximum ESD (Electrical Static Discharge at present; static discharge) the protection structure is GGMOS (Ground Gate MOSFET, the MOS transistor of grounded-grid).The GGMOS device specifically comprises low pressure MOS (being common MOS transistor), LDMOS (Latetal DiffusionMOSFET, laterally diffused MOS transistor) and DDDMOS (Double Diffusion Drain MOSFET, double-diffused drain electrode MOS transistor) etc.Its mesolow MOS is mainly as the electrostatic preventing structure of low-voltage circuit, and LDMOS and DDDMOS are mainly as the electrostatic preventing structure of high-tension circuit.
What be used as electrostatic preventing structure at present mainly is n type MOS transistor, and the low pressure MOS that relates in the present specification, LDMOS, DDDMOS all describe with the n type.
See also Fig. 1, this is a kind of low pressure MOS of n type, is p trap 12 on p type substrate 10.Three isolation structures 131,132,133 are arranged in the p trap 12.Be grid 14 on the p trap 12, grid 14 both sides are side wall 15.In the p trap 12 and between isolation structure 131,132, be p type heavily doped region 161, as the exit of p trap 12.In the p trap 12 and between a side of isolation structure 132 and side wall 15, be n type heavily doped region 162, as source electrode.In the p trap 12 and between the opposite side of isolation structure 133 and side wall 15, be n type heavily doped region 163, as drain electrode.When described low pressure MOS is used as the electrostatic preventing structure of semiconductor integrated circuit, p type heavily doped region 161 and source electrode 162 ground connection, grid 14 is by series connection one grounding through resistance, and drain electrode 163 connects static.
See also Fig. 2 a, this is a kind of n type LDMOS.On p type substrate 10, be n trap 11, p trap 12 is arranged in the n trap 11.Isolation structure 131 is in n trap 11 and/or p trap 12.Isolation structure 132 is in p trap 12.Isolation structure 133,134 is in n trap 11.Be grid 14 on the n trap 11, a side of grid 14 is on p trap 12, and opposite side is on isolation structure 133.Grid 14 both sides are side wall 15.In the p trap 12 and between isolation structure 131,132, be p type heavily doped region 161, as the exit of p trap 12.In the p trap 12 and between a side of isolation structure 132 and side wall 15, be n type heavily doped region 162, as source electrode.In the n trap 11 and between isolation structure 133,134, be n type heavily doped region 163, as drain electrode.When described LDMOS is used as the electrostatic preventing structure of semiconductor integrated circuit, p type heavily doped region 161 and source electrode 162 ground connection, grid 14 is by a grounding through resistance, and drain electrode 163 connects static.
See also Fig. 2 b, this is another kind of n type LDMOS.On p type substrate 10, be p trap 12, n trap 11 is arranged in the p trap 12.Isolation structure 131,132 is in p trap 12.Isolation structure 133 is in n trap 11.Isolation structure 134 is in n trap 11 and/or p trap 12.Be grid 14 on the p trap 12, a side of grid 14 is on p trap 12, and opposite side is on isolation structure 133.Grid 14 both sides are side wall 15.In the p trap 12 and between isolation structure 131,132, be p type heavily doped region 161, as the exit of p trap 12.In the p trap 12 and between a side of isolation structure 132 and side wall 15, be n type heavily doped region 162, as source electrode.In the n trap 11 and between isolation structure 133,134, be n type heavily doped region 163, as drain electrode.When described LDMOS is used as the electrostatic preventing structure of semiconductor integrated circuit, p type heavily doped region 161 and source electrode 162 ground connection, grid 14 is by a grounding through resistance, and drain electrode 163 connects static.
See also Fig. 3 a, this is a kind of n type DDDMOS.On p type substrate 10, be n trap 11, p trap 12 is arranged in the n trap 11.Isolation structure 131 is in n trap 11 and/or p trap 12.Isolation structure 132 is in p trap 12.Isolation structure 133 is in n trap 11.Be grid 14 on the p trap 11, a side of grid 14 is on p trap 12, and opposite side is on n trap 11.Grid 14 both sides are side wall 15.In the p trap 12 and between isolation structure 131,132, be p type heavily doped region 161, as the exit of p trap 12.In the p trap 12 and between a side of isolation structure 132 and side wall 15, be n type heavily doped region 162, as source electrode.What directly contact (promptly at a distance of certain distance) in the n trap 11 and between the opposite side of isolation structure 133 and side wall 15 and not with the opposite side of side wall 15 is n type heavily doped region 163, as drain electrode.When described DDDMOS is used as the electrostatic preventing structure of semiconductor integrated circuit, p type heavily doped region 161 and source electrode 162 ground connection, grid 14 is by a grounding through resistance, and drain electrode 163 connects static.
See also Fig. 3 b, this is another kind of n type DDDMOS.On p type substrate 10, be p trap 12, n trap 11 is arranged in the p trap 12.Isolation structure 131,132 is in p trap 12.Isolation structure 133 is in n trap 11 and/or p trap 12.Be grid 14 on the p trap 11, a side of grid 14 is on p trap 12, and opposite side is on n trap 11.Grid 14 both sides are side wall 15.In the p trap 12 and between isolation structure 131,132, be p type heavily doped region 161, as the exit of p trap 12.In the p trap 12 and between a side of isolation structure 132 and side wall 15, be n type heavily doped region 162, as source electrode.What directly contact (promptly at a distance of certain distance) in the n trap 11 and between the opposite side of isolation structure 133 and side wall 15 and not with the opposite side of side wall 15 is n type heavily doped region 163, as drain electrode.When described DDDMOS is used as the electrostatic preventing structure of semiconductor integrated circuit, p type heavily doped region 161 and source electrode 162 ground connection, grid 14 is by a grounding through resistance, and drain electrode 163 connects static.
For simplicity, the epitaxial loayer that may exist on the cushion oxide layer of gate oxide, trenched side-wall and the bottom of some fine structures such as grid below, the substrate etc. is not all done diagram and explanation among above-mentioned Fig. 1, Fig. 2 a, Fig. 2 b, Fig. 3 a, Fig. 3 b.
See also Fig. 4, LDMOS shown in Fig. 2 a is as follows as the principle of electrostatic preventing structure.After electrostatic charge entered LDMOS from the heavily doped region 163 that drains, in n trap 11 ionization because highfield can bump with p trap 12 boundaries, the hole of collision back generation arrived p type heavily doped regions 161 by p trap 12, thereby had improved the current potential of p trap 12.The current potential of p trap 12 improves makes the PN junction positively biased of source electrode 162, thereby makes among the LDMOS parasitic triode that is made of the n trap 11 at heavily doped region 163, source electrode 162 and the raceway groove place of drain electrode (be grid 14 under n trap) open the bleed off electrostatic induced current.The heavily doped region 163 that drains in the described parasitic triode is as collector electrode, and source electrode 162 is as emitter, and p trap 11 is connected to p trap exit 161 as base stage and by an equivalent resistance substrate.
DDDMOS shown in LDMOS shown in low pressure MOS shown in Figure 1, Fig. 2 b, Fig. 3 a and Fig. 3 b, its principle as electrostatic preventing structure is all similar with the LDMOS shown in Fig. 2 a.
In side circuit; device as electrostatic preventing structure must be triggered before the protected circuit in inside damages; even if otherwise itself leakage current ability also can't play the effect of protection internal circuit more by force, it is low as far as possible that this just requires that the trigger voltage (promptly wherein the conducting voltage of parasitic triode) of ESD device does.Usual way is the resistance that the length that widens source class isolation structure (promptly nestling up the isolation structure of source electrode) increases substrate, is issued to the parasitic triode conducting to be implemented in less substrate current, thereby reduces the trigger voltage of ESD device.But this method can cause the huge increase on the area undoubtedly, is can't be received under the trend that whole chip area is done littler and littler.
Summary of the invention
Technical problem to be solved by this invention provides a kind of MOS transistor as electrostatic preventing structure, and it has less trigger voltage.For this reason, the present invention also will provide the manufacture method of described MOS transistor.
For solving the problems of the technologies described above, the present invention is as the MOS transistor of electrostatic preventing structure, have a field plate above the isolation structure of the source electrode of close described MOS transistor, described field plate is polysilicon or metal, and the size of described field plate is less than or equal to the size of described isolation structure;
Described field plate links to each other with grid, and together by series connection one grounding through resistance;
Perhaps described field plate is by series connection one grounding through resistance, and described grid is by another grounding through resistance of series connection.
As a further improvement on the present invention, described field plate and grid are same material.
The manufacture method of above-mentioned MOS transistor as electrostatic preventing structure, described field plate with described grid to forming with the layer of material etching.
The present invention is as the MOS transistor of electrostatic preventing structure; when static discharge produces; its field plate that increases newly can be coupled and go up positive potential; and produce electrical potential difference with the p trap of its below; thereby isolation structure thereunder forms depletion region down, and this can reduce the conducting area of substrate current, has increased resistance substrate; thereby make the parasitic triode in the MOS transistor under lower voltage, to open, promptly reduced trigger voltage as the MOS transistor of electrostatic preventing structure.
Description of drawings
Fig. 1 is the existing structural representation that is used as the low pressure MOS of electrostatic preventing structure;
Fig. 2 a, Fig. 2 b are the existing structural representations that is used as the LDMOS of electrostatic preventing structure;
Fig. 3 a, Fig. 3 b are the existing structural representations that is used as the DDDMOS of electrostatic preventing structure;
Fig. 4 is the principle schematic of LDMOS shown in Fig. 2 a as electrostatic preventing structure;
Fig. 5 is the structural representation that the present invention is used as the low pressure MOS of electrostatic preventing structure;
Fig. 6 a, Fig. 6 b are the structural representations that the present invention is used as the LDMOS of electrostatic preventing structure;
Fig. 7 a, Fig. 7 b are the structural representations that the present invention is used as the DDDMOS of electrostatic preventing structure;
Fig. 8 is the principle schematic of LDMOS shown in Fig. 6 a as electrostatic preventing structure.
Description of reference numerals among the figure:
10 is p type substrate; 11 is the n trap; 12 is the p trap; 131,132,133,134 is isolation structure; 20 is polysilicon layer or metal level; 21 is depletion region.
Embodiment
The present invention is as the MOS transistor of electrostatic preventing structure; be with the difference of tradition: above the isolation structure of the most close source electrode, have a field plate as the MOS transistor of electrostatic preventing structure; described field plate is one deck polysilicon or metal, and the size of described field plate (on the horizontal cross-section) is less than or equal to the size (on the horizontal cross-section) of described isolation structure.
Particularly, the present invention comprises low pressure MOS, LDMOS, DDDMOS as the MOS transistor of electrostatic preventing structure.
See also Fig. 5, this is a kind of n type low pressure MOS that adopts technical solution of the present invention.With the difference part of low pressure MOS shown in Figure 1 be: the top of the isolation structure 132 of the most close source electrode 162 has increased a field plate 20, and the size of field plate 20 is less than or equal to the size of isolation structure 132.When described low pressure MOS was used as the electrostatic preventing structure of semiconductor integrated circuit, field plate 20 linked to each other with grid 14, and together by series connection one grounding through resistance; Perhaps field plate 20 and grid 14 are respectively by the grounding through resistance of connecting.
See also Fig. 6 a, this is a kind of n type LDMOS that adopts technical solution of the present invention.With the difference part of LDMOS shown in Fig. 2 a be: the top of the isolation structure 132 of the most close source electrode 162 has increased a field plate 20, and the size of field plate 20 is less than or equal to the size of isolation structure 132.When described LDMOS was used as the electrostatic preventing structure of semiconductor integrated circuit, field plate 20 linked to each other with grid 14, and together by series connection one grounding through resistance; Perhaps field plate 20 and grid 14 are respectively by the grounding through resistance of connecting.
See also Fig. 6 b, this is the another kind of n type LDMOS that adopts technical solution of the present invention.With the difference part of LDMOS shown in Fig. 2 b be: the top of the isolation structure 132 of the most close source electrode 162 has increased a field plate 20, and the size of field plate 20 is less than or equal to the size of isolation structure 132.When described LDMOS was used as the electrostatic preventing structure of semiconductor integrated circuit, field plate 20 linked to each other with grid 14, and together by series connection one grounding through resistance; Perhaps field plate 20 and grid 14 are respectively by the grounding through resistance of connecting.
See also Fig. 7 a, this is a kind of n type DDDMOS that adopts technical solution of the present invention.With the difference part of DDDMOS shown in Fig. 3 a be: the top of the isolation structure 132 of the most close source electrode 162 has increased a field plate 20, and the size of field plate 20 is less than or equal to the size of isolation structure 132.When described DDDMOS was used as the electrostatic preventing structure of semiconductor integrated circuit, field plate 20 linked to each other with grid 14, and together by series connection one grounding through resistance; Perhaps field plate 20 and grid 14 are respectively by the grounding through resistance of connecting.
See also Fig. 7 b, this is the another kind of n type DDDMOS that adopts technical solution of the present invention.With the difference part of DDDMOS shown in Fig. 3 b be: the top of the isolation structure 132 of the most close source electrode 162 has increased a field plate 20, and the size of field plate 20 is less than or equal to the size of isolation structure 132.When described DDDMOS was used as the electrostatic preventing structure of semiconductor integrated circuit, field plate 20 linked to each other with grid 14, and together by series connection one grounding through resistance; Perhaps field plate 20 and grid 14 are respectively by the grounding through resistance of connecting.
Among above-mentioned Fig. 5, Fig. 6 a, Fig. 6 b, Fig. 7 a, Fig. 7 b, for simplicity, the epitaxial loayer that may exist on the cushion oxide layer of gate oxide, trenched side-wall and the bottom of some fine structures such as grid below, the substrate etc. is not all done diagram and explanation.Isolation structure 132 can be the field oxygen isolation structure that adopts oxygen (LOCOS) technology to form, and also can be the shallow groove isolation structure that adopts shallow-trench isolation (STI) technology to form, and its material can be silica (SiO
2), silicon nitride (Si
3N
4), silicon oxynitride (SiO
xN
y, x, y are natural number) etc. medium.
See also Fig. 8, LDMOS shown in Fig. 6 a is as follows as the principle of electrostatic preventing structure.After electrostatic charge entered LDMOS from the heavily doped region 163 that drains, in n trap 11 ionization because highfield can bump with p trap 12 boundaries, the hole of collision back generation arrived p type heavily doped regions 161 by p trap 12, thereby had improved the current potential of p trap 12.The current potential of p trap 12 improves makes the PN junction positively biased of source electrode 162, thereby makes among the LDMOS parasitic triode that is made of the n trap 11 at heavily doped region 163, source electrode 162 and the raceway groove place of drain electrode (be grid 14 under n trap) open the bleed off electrostatic induced current.The heavily doped region 163 that drains in the described parasitic triode is as collector electrode, and source electrode 162 is as emitter, and p trap 11 is connected to p trap exit 161 as base stage and by an equivalent resistance substrate.
Because the field plate 20 that increases newly links to each other with grid 14 and by series connection one grounding through resistance, owing to there is RC effect (resistance capacitance coupling effect), field plate 20 can be coupled a positive potential when static discharge takes place, and with its below p trap 12 generation electrical potential differences.So the part near isolation structure 132 bottoms can produce repulsion and form a depletion region 21 hole in the p trap 12 below field plate 20.Depletion region 21 will suppress passing through of hole current; cause p trap resistance substrate (being the resistance that links to each other with the parasitic triode base stage shown in Fig. 8) to rise; make parasitic triode to be issued to required cut-in voltage at littler substrate current, promptly reduced trigger voltage as the LDMOS of electrostatic preventing structure.
DDDMOS shown in LDMOS shown in low pressure MOS shown in Figure 5, Fig. 6 b, Fig. 7 a and Fig. 7 b, its principle as electrostatic preventing structure is all similar with the LDMOS shown in Fig. 6 a.
The manufacture method of the LDMOS of n type shown in Fig. 6 a comprises the steps:
In the 1st step, the ion that carries out n type impurity on p type substrate 10 injects, thereby forms n trap 11 on the surface of p type substrate 10.N type impurity commonly used such as phosphorus, arsenic, antimony.
This step also can become: epitaxial growth one deck p type epitaxial loayer on p type substrate, the ion that carries out n type impurity on p type epitaxial loayer injects, thereby forms n trap 11 on the surface of p type epitaxial loayer.
In the 2nd step, the ion that carries out p type impurity in n trap 11 injects, thereby forms p trap 12 on the surface of n trap 11.P type impurity commonly used is boron for example.
The 3rd step, four grooves of etching in n trap 11 and/or p trap 12, filled media in each groove forms isolation structure 131,132,133,134.Usually first deposit one deck silica before the deposit medium in groove is as cushion oxide layer covering groove sidewall and bottom.Isolation structure 131 is in n trap 11 and/or p trap 12.Isolation structure 132 is in p trap 12.Isolation structure 133,134 is in n trap 11.
The 4th step at silicon chip surface deposit one deck grid material, was generally polysilicon or high k (dielectric constant) metal, and this one deck grid material is simultaneously also as the field plate material.Form grid 14 and field plate 20 after the etching.One side of grid 14 is on p trap 12, and opposite side is on isolation structure 133.Field plate 20 is on isolation structure 132, and cross-sectional area is littler than isolation structure 132.Usually first deposit one deck silica before the deposit grid material forms grid 14 and gate oxide simultaneously after the etching.
The 5th step at silicon chip surface deposit one deck medium, anti-carved this layer medium until etching into grid 14 upper surfaces and/or p trap 11 upper surfaces, thereby formed side wall 15 in the both sides of grid 14.
In the 6th step, the ion that carries out p type impurity between isolation structure 131 and 132 injects, thereby forms p type heavily doped region 161 in p trap 12, as the exit of p trap 12.
The ion that carries out n type impurity between a side of isolation structure 132 and side wall 15 injects, thereby forms n type heavily doped region 162 in p trap 12, as the source electrode of DDDMOS.
The ion that carries out n type impurity between isolation structure 133,134 injects, thereby forms n type heavily doped region 163 in n trap 11, as the drain electrode of DDDMOS.
The 4th step of said method is equally applicable to make the DDDMOS shown in the LDMOS shown in low pressure MOS shown in Figure 5, Fig. 6 b, Fig. 7 a and Fig. 7 b.
In the preferred case, the present invention is as in the MOS transistor of electrostatic preventing structure, and field plate 20 is a same material with grid 14.And at the deposit grid material, the grid material of institute's deposit also is the field plate material simultaneously in the step of etching grid 14, etches grid 14 and field plate 20 during etching together.Like this; the present invention has identical processing step as the manufacture method of the MOS transistor of electrostatic preventing structure with existing MOS transistor manufacture method as electrostatic preventing structure; do not introduce extra processing step, thus have make easy, with the advantage of original process compatible.