CN102034409A - Method for transmitting data and display using same - Google Patents

Method for transmitting data and display using same Download PDF

Info

Publication number
CN102034409A
CN102034409A CN200910179188XA CN200910179188A CN102034409A CN 102034409 A CN102034409 A CN 102034409A CN 200910179188X A CN200910179188X A CN 200910179188XA CN 200910179188 A CN200910179188 A CN 200910179188A CN 102034409 A CN102034409 A CN 102034409A
Authority
CN
China
Prior art keywords
data
cycle
signal
source electrode
electrode driver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN200910179188XA
Other languages
Chinese (zh)
Other versions
CN102034409B (en
Inventor
张进添
陈英烈
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Himax Technologies Ltd
Original Assignee
Himax Technologies Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Himax Technologies Ltd filed Critical Himax Technologies Ltd
Priority to CN200910179188.XA priority Critical patent/CN102034409B/en
Publication of CN102034409A publication Critical patent/CN102034409A/en
Application granted granted Critical
Publication of CN102034409B publication Critical patent/CN102034409B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention discloses a method for transmitting data between a time schedule controller and a source driver of a display and the display using the same. The data transmission method comprises the following steps of: confirming the start of a blank cycle of a picture frame cycle; sampling de-skew data in a data bus on the basis of a data frequency signal in the blank cycle; performing de-skew function by comparing the sampled de-skew data with a preset de-skew code and adjusting the data frequency signal; confirming the start of a data input cycle of the picture frame cycle; and sampling pixel data in the data bus on the basis of the adjusted data frequency signal in the data input cycle.

Description

Be used to transmit the display of methods and applications the method for data
Technical field
The present invention relates to the display of a kind of data transmission method and adopting said method, particularly a kind of at display time schedule controller and source drive between the method for transmission data and the display of adopting said method.
Background technology
LCD (Liquid Crystal Displayer; LCD) system's LCD array of comprising time schedule controller, driver and forming according to ranks.Time schedule controller receives image data and produces the required clock signal of driver to driver, optionally to drive the pixel in the LCD system.Driver comprises at least one source electrode driver and at least one gate drivers.
In order to promote the image quality of LCD, exploration on display resolution ratio and turnover rate are more and more higher, however the easy more problem that causes deviation of signal (skew) of high more transmission speed.
Summary of the invention
Therefore, one aspect of the present invention is at the display that a kind of data transmission method and adopting said method are provided.
According to one embodiment of present invention, in this data transmission method, at first confirm the beginning of the blank cycle in picture frame cycle.Then, in this blank cycle, erasure signal deviation (de-skew) data in the data bus are taken a sample based on the data clock signal.Then,, and adjust the data clock signal, carry out erasure signal deviation function by more sampled erasure signal deviation data and default erasure signal deviation sign indicating number.Then, confirm the beginning in the data input cycle in picture frame cycle.Then, in the data input cycle,, come the pixel data in the data bus is taken a sample based on adjusted data clock signal.
According to one embodiment of present invention, this display comprises: time schedule controller data bus and source electrode driver.Source electrode driver system is electrically connected to time schedule controller by data bus.Source electrode driver is for being used to carry out the following step: at first, confirm the beginning of the blank cycle in picture frame cycle.Then, in blank cycle, the erasure signal deviation data in the data bus is taken a sample, to carry out erasure signal deviation function based on the data clock signal.Then, in the data input cycle, the pixel data in the data bus is taken a sample, wherein, time schedule controller is carried out erasure signal deviation function for by more sampled erasure signal deviation data and default erasure signal deviation sign indicating number.
Description of drawings
For above and other objects of the present invention, feature and advantage can be become apparent, above especially exemplified by a preferred embodiment, and cooperate appended graphicly, be described in detail below:
Fig. 1 is the structural representation that illustrates display according to an embodiment of the invention;
Fig. 2 illustrates the sequential synoptic diagram that is sent to the data of source electrode driver by time schedule controller according to an embodiment of the invention;
Fig. 3 is the sequential synoptic diagram that illustrates blank cycle as shown in Figure 2;
Fig. 4 is the sequential synoptic diagram that illustrates the data input cycle as shown in Figure 2;
Fig. 5 be illustrate according to an embodiment of the invention at display source electrode driver and time schedule controller between the schematic flow sheet of method of transmission data.
The primary clustering symbol description
100: display
102: source electrode driver
104: gate drivers
106: time schedule controller
108: the brightness reference value generator
110: panel
205: pixel data
210: the cycle
220a: erasure signal deviation data
220b: buffer data
400: data transmission method
410: step
420: step
430: step
440: step
450: step
POL: polar signal
TP: latch-up signal
D: data bus
CLK: data frequency signal
F 1: the picture frame cycle
F 2: the picture frame cycle
T B: blank cycle
T D: the data input cycle
T R: reset cycle
Embodiment
For making illustration of the present invention more clear and definite and complete, following narration describes with reference to Fig. 1 to Fig. 5.
Please refer to the 1st figure, it is the structural representation that illustrates display 100 according to an embodiment of the invention.Display 100 comprises at least one source electrode driver 102, at least one gate drivers 104, time schedule controller 106, brightness reference value generator 108 and panel 110.Time schedule controller 106 is sent shows signal and is controlled signal to source electrode driver 102 by transmission line.Control signal comprises polar signal POL, and this polar signal POL is the polarity that is used for the pixel of control panel 110.Control signal also comprises latch-up signal TP, and this latch-up signal TP is for being used for Controlling Source driver output drive signal to panel 110.What deserves to be mentioned is that use at least one data bus D to transmit pixel data 205, this data bus D can be differential signal line or single transmission line.In addition, control signal comprises data clock signal CLK.
Please refer to the 2nd figure, it is to illustrate the sequential synoptic diagram that is sent to the data of source electrode driver 102 by time schedule controller 106 according to an embodiment of the invention, wherein at the first picture frame cycle F 1Middle these data that transmit.In this embodiment, the first picture frame cycle F 1With the second picture frame cycle F 2Each all comprise a blank cycle T BWith a data input period T DAt blank cycle T BIn, time schedule controller 106 transmits setting data by data bus D, wherein blank cycle T BCan be described as vertical blank cycle (Vertical Blank Period again; VBI).This setting data is for the buffer data 220b that for example includes the buffer that is used to set source electrode driver 102 and be used for coming erasure signal deviation (de-skew) the data 220a of erasure signal deviation (skew) for source electrode driver 102.In data input period T DIn, time schedule controller 106 transmits pixel data 205 by data bus D.Present embodiment is for utilizing blank cycle T BCome so can reduce the transmission line quantity between time schedule controller 1 06 and source electrode controller by data bus D transmission setting data.
It should be noted that the data clock signal CLK shown in the 2nd figure only is an example that is used for illustrating embodiments of the invention.In fact, the frequency of data clock signal CLK can be several times shown in the 2nd figure.
Please refer to the 3rd figure, it is the blank cycle T that illustrates shown in the 2nd figure BThe sequential synoptic diagram.Blank cycle T BBegin to for example, confirm by the state of checking polar signal POL and latch-up signal TP.In the present embodiment, blank cycle T BFor by in the cycle 210 by on draw the latch-up signal TP of (Pull-high) and the polar signal POL of two edge thixotropings (toggle) to confirm.Confirming blank cycle T BAfter, source electrode driver 1 02 begins to receive setting data.In the present embodiment, setting data is for example setting data 220b and erasure signal deviation data 220a.
Source electrode driver 1 02 receives setting data 220b and sets the parameter of self.Owing to do not carry out erasure signal deviation function as yet, therefore setting data 220b can transmit by another lower frequency signal of frequency ratio data-signal clock pulse CLK, and source electrode driver 102 can come setting data 220b is taken a sample with the correctness of the sampling of guaranteeing setting data 220b based on frequency higher data clock signal then.
Erasure signal deviation data 220a that it should be noted that present embodiment is at blank cycle T BIn transmit by data bus, and source electrode driver 102 carries out erasure signal deviation function simultaneously.Both all know default erasure signal deviation sign indicating number time schedule controller 106 and source electrode controller 102.Time schedule controller 106 is at blank cycle T BThe middle erasure signal deviation data 220a that transmits is to source electrode driver 102.Then, 102 pairs of eliminations of source electrode driver deviation of signal data 220a takes a sample to check that whether sampled erasure signal deviation data 220a is corresponding to default erasure signal deviation sign indicating number.If erasure signal deviation data 220a is not correctly corresponding to default erasure signal deviation sign indicating number, source electrode driver 1 02 can fine setting data clock signal.Source electrode driver 1 02 can be carried out above-mentioned erasure signal deviation function at the initial phase behind the electric power starting of display 100 or optionally in each or some blank cycles.Moreover source electrode driver 102 can comprise the internal memory that is used to store preset signals deviation sign indicating number.
Please refer to the 4th figure, it is the data input period T that illustrates as shown in Figure 2 DThe sequential synoptic diagram.In the present embodiment, data input period T DIn quantity that can be by calculating clock pulse and the detecting data bus for reset cycle T RAnd by on the signal that draws confirm.When confirming data input period T DAfter, source electrode driver 102 receives pixel data 205 and drives panel 110.
Please refer to the 5th figure, it is to illustrate source electrode driver 102 and 106 schematic flow sheets that transmit the method 400 of data of time schedule controller at display 100 according to an embodiment of the invention.In data transmission method 400, at first in step 410, confirm blank cycle T BBeginning, for example, confirm blank cycle T by checking latch-up signal TP and polar signal POL BBeginning.Then, in step 420, at blank cycle T BIn, come the erasure signal deviation data in the data bus is taken a sample based on data clock signal CLK.Then, in step 430,, and adjust data clock signal CLK, carry out erasure signal deviation function by more sampled erasure signal deviation data and default erasure signal deviation sign indicating number.Then, in step 440, confirm picture frame cycle F 1Data inputs period T DBeginning.Then, in step 450, in data input period T DIn, based on adjusted data clock signal, come the pixel data in the data bus 205 is taken a sample.
It should be noted that and between step 410 and 420, to carry out a step, with at blank cycle T BIn again buffer data 220b is taken a sample with initialization source electrode driver 102.
According to the above, embodiments of the invention utilize data bus to transmit setting data and erasure signal deviation data in the vertical blank interval, and so embodiments of the invention do not need extra transmission line to transmit setting data and erasure signal deviation data.In addition, because the erasure signal deviation data is for to transmit by another littler clock signal of the original clock signal of frequency ratio, so the change of the function of erasure signal deviation is more reliable.
Though the present invention discloses as above with embodiment; right its is not in order to qualification the present invention, any those skilled in the art, without departing from the spirit and scope of the present invention; when can being used for a variety of modifications and variations, so protection scope of the present invention is as the criterion when looking the accompanying Claim person of defining.

Claims (17)

1. data transmission method is used for transmitting data between the time schedule controller of display and source electrode driver, and wherein, described data transmission method comprises:
Confirm the beginning of the blank cycle in picture frame cycle;
In described blank cycle, erasure signal deviation (de-skew) data in the data bus are taken a sample based on the data clock signal;
By more sampled described erasure signal deviation data and default erasure signal deviation sign indicating number, and adjust described data clock signal, carry out erasure signal deviation function;
Confirm the beginning in the data input cycle in described picture frame cycle; And
In the described data input cycle,, come the pixel data in the described data bus is taken a sample based on adjusted described data clock signal.
2. data transmission method as claimed in claim 1 also comprises: in described blank cycle, the buffer data in the described data bus are taken a sample, with the described source electrode driver of initialization.
3. data transmission method as claimed in claim 2, wherein, described time schedule controller transmits described buffer data by clock signal, and the frequency of described clock pulse is lower than described data clock signal.
4. data transmission method as claimed in claim 3, wherein, described source electrode driver comes described buffer data are taken a sample based on described data clock signal.
5. data transmission method as claimed in claim 3 wherein, confirms that the step of the beginning of described blank cycle comprises the state of detecting latch-up signal and polar signal.
6. data transmission method as claimed in claim 5, wherein, confirm that the step of the beginning of described blank cycle also comprises: confirm by on draw the described latch-up signal of (Pull-high) and just at the described polar signal of bifurcation thixotroping (toggle).
7. data transmission method as claimed in claim 1, wherein, described blank cycle is the vertical blank cycle.
8. data transmission method as claimed in claim 1, wherein, confirm that the step of the beginning in described data input cycle comprises:
Calculate the quantity of described data clock signal; And
By detect corresponding reset cycle in the described data bus by on the signal that draws confirm.
9. display comprises:
Time schedule controller;
Data bus; And
Source electrode driver, it is electrically connected to described time schedule controller by described data bus, and wherein, described source electrode driver is used to carry out the following step:
Confirm the beginning of the blank cycle in picture frame cycle;
In described blank cycle, based on the data clock signal erasure signal deviation data in the data bus is taken a sample, to carry out erasure signal deviation function; And
In the data input cycle, the pixel data in the described data bus is taken a sample;
Wherein, described time schedule controller is carried out described erasure signal deviation function for by more sampled described erasure signal deviation data and default erasure signal deviation sign indicating number.
10. display as claimed in claim 9, wherein, described source electrode driver is adjusted described data clock signal according to comparative result, and based on adjusted described data clock signal, comes described pixel data is taken a sample.
11. display as claimed in claim 9, wherein, described source electrode driver for corresponding reset cycle in quantity by confirm calculating described data clock signal and the described data bus of detecting by on the signal that draws, confirm the beginning in the described data input cycle in described picture frame cycle.
12. display as claimed in claim 9, wherein, described source electrode driver is also taken a sample to the buffer data in the described data bus in described blank cycle, with the described source electrode driver of initialization.
13. display as claimed in claim 12, wherein, described time schedule controller transmits described buffer data by clock signal, and the frequency of described clock pulse is lower than described data clock signal.
14. display as claimed in claim 13, wherein, described source electrode driver comes described buffer data are taken a sample based on described data clock signal.
15. display as claimed in claim 9, wherein, described source electrode driver is for confirming the beginning of described blank cycle by the state of detecting latch-up signal and polar signal.
16. display as claimed in claim 15, wherein, described source electrode driver by confirm by on the described latch-up signal that draws and just at the described polar signal of bifurcation thixotroping, confirm the beginning of described blank cycle.
17. display as claimed in claim 9, wherein, described blank cycle is the vertical blank cycle.
CN200910179188.XA 2009-09-29 2009-09-29 Method for transmitting data and display using same Expired - Fee Related CN102034409B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200910179188.XA CN102034409B (en) 2009-09-29 2009-09-29 Method for transmitting data and display using same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200910179188.XA CN102034409B (en) 2009-09-29 2009-09-29 Method for transmitting data and display using same

Publications (2)

Publication Number Publication Date
CN102034409A true CN102034409A (en) 2011-04-27
CN102034409B CN102034409B (en) 2013-01-09

Family

ID=43887243

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200910179188.XA Expired - Fee Related CN102034409B (en) 2009-09-29 2009-09-29 Method for transmitting data and display using same

Country Status (1)

Country Link
CN (1) CN102034409B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102930836A (en) * 2011-08-09 2013-02-13 瑞鼎科技股份有限公司 Source electrode driving device capable of automatically adjusting signal offset
CN107240372A (en) * 2016-03-29 2017-10-10 三星电子株式会社 Circuit of display driving and the display device including circuit of display driving
CN110342612A (en) * 2019-08-22 2019-10-18 广东叮咚净水科技有限公司 The water shortage detection device of water purifier
CN111950222A (en) * 2019-04-29 2020-11-17 瑞昱半导体股份有限公司 Method for generating circuit layout by using simulation software

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI249681B (en) * 2003-07-02 2006-02-21 Via Tech Inc Circuit and method for aligning data transmitting timing of a plurality of lanes
US7362107B2 (en) * 2005-11-08 2008-04-22 Mediatek Inc. Systems and methods for automatically eliminating imbalance between signals
CN100535977C (en) * 2006-03-21 2009-09-02 联詠科技股份有限公司 Display system capable of automatically regulating signal bias and drive method thereof

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102930836A (en) * 2011-08-09 2013-02-13 瑞鼎科技股份有限公司 Source electrode driving device capable of automatically adjusting signal offset
CN102930836B (en) * 2011-08-09 2014-11-19 瑞鼎科技股份有限公司 Source electrode driving device capable of automatically adjusting signal offset
CN107240372A (en) * 2016-03-29 2017-10-10 三星电子株式会社 Circuit of display driving and the display device including circuit of display driving
CN107240372B (en) * 2016-03-29 2021-05-18 三星电子株式会社 Display driving circuit and display device including the same
CN111950222A (en) * 2019-04-29 2020-11-17 瑞昱半导体股份有限公司 Method for generating circuit layout by using simulation software
CN111950222B (en) * 2019-04-29 2024-05-24 瑞昱半导体股份有限公司 Method for generating circuit layout by using simulation software
CN110342612A (en) * 2019-08-22 2019-10-18 广东叮咚净水科技有限公司 The water shortage detection device of water purifier

Also Published As

Publication number Publication date
CN102034409B (en) 2013-01-09

Similar Documents

Publication Publication Date Title
CN102479494B (en) Liquid crystal display device
CN105096790B (en) Driving circuit, driving method, display device and electronic equipment
CN100495135C (en) Automatic reset circuit
TWI540562B (en) Liquid crystal display device
CN101197114B (en) Method of transmitting data from timing controller to source driving device in LCD
USRE48209E1 (en) Display apparatus and method for driving display panel thereof
CN103236244A (en) Liquid crystal panel as well as method and liquid crystal display for performing voltage pre-charging on pixels of liquid crystal panel
CN103677383A (en) Method for increasing touch sampling rate and touch display device using the same
JP5522375B2 (en) Liquid crystal display device, timing controller used in the device, and signal processing method
CN105390106A (en) Level conversion circuit and level conversion method of thin film transistor liquid crystal display panel
JP5974218B1 (en) Image communication device
CN100359555C (en) Driving apparatus for liquid crystal display
CN102034409B (en) Method for transmitting data and display using same
CN102129830B (en) Driving circuit and driving method for display device
CN101872593A (en) Liquid crystal display device and control method thereof
KR102288529B1 (en) Display device
CN101312025B (en) Liquid crystal display device and method thereof
CN103123777A (en) Driving apparatus for image display device and method for driving the same
CN101471060B (en) Display processing equipment and time sequence controller
CN103035186A (en) Display device and driving method thereof
CN110599975B (en) Liquid crystal display device and driving method thereof
KR100952390B1 (en) Driving circuit of lcd and driving method of the same
KR101739137B1 (en) Liquid crystal display
US20110007066A1 (en) Data transmitting method for transmitting data between timing controller and source driver of display and display using the same
KR20160082729A (en) Display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130109

Termination date: 20210929