CN102005468B - Terminal of power semiconductor and manufacturing method of terminal - Google Patents
Terminal of power semiconductor and manufacturing method of terminal Download PDFInfo
- Publication number
- CN102005468B CN102005468B CN200910189810A CN200910189810A CN102005468B CN 102005468 B CN102005468 B CN 102005468B CN 200910189810 A CN200910189810 A CN 200910189810A CN 200910189810 A CN200910189810 A CN 200910189810A CN 102005468 B CN102005468 B CN 102005468B
- Authority
- CN
- China
- Prior art keywords
- terminal
- power semiconductor
- active area
- termination extension
- doping
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention provides a terminal of a power semiconductor and a manufacturing method of the terminal. The power semiconductor comprises a first semiconductor layer of a first conduction type; the first semiconductor layer contains an active region of a well region doped with a second conduction type; the terminal is positioned in the first semiconductor layer, and comprises a junction terminal expansion region adjacent to the active region and doped with a second conduction type; the doping thickness of the junction terminal expansion region increases along with the increase of the distance to the active region; and the doping concentration of the junction terminal expansion region decreases along with the increase of the distance to the active region. In the terminal structure of the invention, the resistivity of the junction terminal expansion increases along with the decrease of the doping concentration; and the cross sectional area within unit length increases along with the increase of the doping thickness, thus relieving the resistance raising caused by the degression of the doping concentration, leading that the potential distribution of the terminal is even, effectively avoiding the premature breakdown from occurring locally, and improving the tolerable voltage of the terminal.
Description
Technical field
The present invention relates to the terminal structure of semiconductor device, relate in particular to terminal of a kind of power semiconductor and preparation method thereof.
Background technology
Because the existence of knot buckling phenomenon, often there is the phenomenon of premature breakdown in the terminal of power semiconductor.Therefore, terminal protection structure is designed to power semiconductor, the important content of high-power device optimization design especially.
Current, more common terminal protection structure has a ring, field plate, knot termination extension district (JTE), oblique angle, groove or the like.Oblique angle, groove structure are realized difficulty, and it is big that the field is encircled, field plate consumes area, reduce the silicon chip utilance, and it is bigger influenced by interface charge.Fig. 4 is a kind of terminal structure sketch map in the prior art.With reference to Fig. 4, a kind of JTE structure 2 has been proposed in the prior art, the main knot 101 of said JTE structure 2 in active area 1 doping content far away more is low more, and junction depth is also shallow more.Show that through analyzing the junction depth that successively decreases can cause the resistance of JTE outwards to increase rapidly along main knot with the doping content of successively decreasing effect simultaneously, thereby be unfavorable for effective transmission of electromotive force; Cause sharing too high electromotive force near the main knot; Electric field is too high, thereby premature breakdown does not reach the purpose of effective protection.
Summary of the invention
The technical problem that the present invention mainly solves is the purpose that the terminal structure of power semiconductor does not reach effective protection in the prior art, thereby a kind of terminal of power semiconductor is provided.
Technical scheme provided by the invention:
A kind of terminal of power semiconductor; Said power semiconductor comprises first semiconductor layer of first conduction type; First semiconductor layer has the active area of the well region that contains second conduction type that mixes; Said terminal is arranged in first semiconductor layer, and wherein, said terminal has the knot termination extension district that is doped with second conduction type with the active area adjacency; The doping thickness in said knot termination extension district strengthens with the distance increase apart from active area, and the doping content in said knot termination extension district increases with the distance apart from active area and reducing.
The present invention also provides a kind of manufacture method of terminal of power semiconductor.
A kind of manufacture method of terminal of power semiconductor; Comprise provide one possess first conduction type Semiconductor substrate, said Semiconductor substrate has first area that is used to form active area, it is characterized in that; Also comprise second area that is used to form said terminal on the said Semiconductor substrate is divided into the plurality of sections zone; And said plurality of sections zone according to distance first area by carrying out diffusion of impurities successively as far as near order, possess the said terminal of second conduction type with formation, wherein; The time of said diffusion of impurities reduces successively, and the employed diffuse source concentration of diffusion of impurities increases successively.
The beneficial effect of technical scheme of the present invention:
In terminal structure of the present invention, the resistivity in said knot termination extension district increases along with reducing of doping content, and the cross-sectional area in the unit length increases with the increase of doping thickness; This shows; The doping thickness that increases gradually causes that the cross-sectional area in the unit length increases, thereby has alleviated because the rising of the resistance that reduces to cause of doping content, make resistance at the terminal being evenly distributed everywhere; Thereby make the Potential Distributing at terminal even; The distribution of electric field also evenly effectively avoids premature breakdown occurring in the part along with being tending towards, and improved withstand voltage that the terminal can bear.
Description of drawings
Fig. 1 is the vertical view of the power semiconductor with terminal of the embodiment of the invention;
Fig. 2 has a semi-conductive profile of terminal power for first embodiment of the invention, and this figure dissects gained along the AB line among Fig. 1;
Fig. 3 is the profile of the power semiconductor with terminal of second embodiment of the invention, and this figure dissects gained along the AB line among Fig. 1;
Fig. 4 is a kind of terminal structure sketch map in the prior art;
Fig. 5 is the simulation result puncture voltage comparison diagram of embodiments of the invention terminal structure and prior art.
Embodiment
In order to make the object of the invention, technical scheme and advantage clearer,, the present invention is further elaborated below in conjunction with accompanying drawing and embodiment.Should be appreciated that specific embodiment described herein only in order to explanation the present invention, and be not used in qualification the present invention.
Power semiconductor of the present invention comprises power diode, ambipolar isolated-gate field effect transistor (IGFET) (IGBT), metal oxide isolated-gate field effect transistor (IGFET) (MOS), thyristor devices such as (SCR).
According to majority carrier decision in the semiconductor, determine semi-conductive type.If the majority carrier of first conduction type is the hole, then first conduction type is the P type, and heavily doped first conduction type is the P+ type, and the lightly doped first kind is the P-type; If the majority carrier of first conduction type is an electronics, then first conduction type is the N type, and heavily doped first conduction type is the N+ type, and the lightly doped first kind is the N-type.The majority carrier of second conduction type is second type of carrier, and the majority carrier of first conduction type is a first kind charge carrier.When first conduction type was the N type, then second conduction type was the P type.
The terminal of a kind of power semiconductor of the embodiment of the invention; Said power semiconductor comprises first semiconductor layer of first conduction type; First semiconductor layer has the active area of the well region that contains second conduction type that mixes; Said terminal is arranged in first semiconductor layer, and wherein, said terminal has the knot termination extension district that is doped with second conduction type with the active area adjacency; The doping thickness in said knot termination extension district strengthens with the distance increase apart from active area, and the doping content in said knot termination extension district increases with the distance apart from active area and reducing.
Further, the doping thickness in said knot termination extension district increases with the distance apart from active area and strengthens continuously gradually, and the doping content in said knot termination extension district increases with the distance apart from active area and reduces continuously gradually.
Further, the doping thickness in said knot termination extension district increases with the distance apart from active area and is interrupted increasing gradually, and the doping content in said knot termination extension district is with reducing apart from being interrupted gradually apart from increasing of active area.
Further, said terminal also has the channel cutoff ring of first conduction type, and said channel cutoff ring is positioned at a distance outside the said knot termination extension district.
Further, the distance between said channel cutoff ring and the termination extension district is between 100 microns to 400 microns.
Further, the varied in thickness in said knot termination extension district can be even variation, also can be non-uniform change.The doping content in said knot termination extension district changes can be even variation, also can be non-uniform change.Said even variation is: when tying 101 variable in distance one regular length along with distance is main, variable quantity (for example doping content or doping thickness) also changes a fixed amount.The electric field that helps the terminal so evenly distributes.
Fig. 1 is the vertical view of the power semiconductor with terminal of the embodiment of the invention.With reference to Fig. 1; The embodiment of the invention have the terminal power semiconductor device comprise active area 1 that the well region (following abbreviation well region) that contains second conduction type (for example P type) that mixes is arranged on first semiconductor layer that is formed at first conduction type (for example N type) and with the terminal 2 of active area 1 adjacency; Said terminal 2 has the knot termination extension district that is doped with second conduction type with the active area adjacency; The doping thickness in said knot termination extension district strengthens with the distance increase apart from active area, and the doping content in said knot termination extension district increases with the distance apart from active area and reducing.The PN junction that forms between the well region that active area 1 middle distance terminal 2 is nearest and first semiconductor layer is called main knot 101.Main knot 101 has been born the main puncture voltage of power semiconductor, so in power semiconductor, need to increase the terminal to share puncture voltage, to reduce the breakdown possibility of power semiconductor.
Computing formula according to resistance:
Wherein ρ is the resistivity of material, and S is that cross-sectional area, the l of material is the length of material.In this terminal structure, said knot termination extension district resistivity increases along with reducing of doping content, and the cross-sectional area in the unit length increases with the increase of doping thickness; This shows; The doping thickness that increases gradually causes that the cross-sectional area in the unit length increases, thereby has alleviated to a certain extent because the rising of the resistance that causes of successively decreasing of doping content, make resistance in knot termination extension district being evenly distributed everywhere; Thereby make the Potential Distributing at terminal even; The distribution of electric field also evenly effectively avoids premature breakdown occurring in the part along with being tending towards, and improved withstand voltage that the terminal can bear.
Embodiment one
Fig. 2 is the profile with the power semiconductor at first embodiment of the invention terminal, and this figure dissects gained along the AB line among Fig. 1.In the present embodiment; First conduction type is the N type; Second conduction type is the P type; The terminal has the knot termination extension district (JIE structure) that is doped with second conduction type (P type), the doping thickness in said knot termination extension district with the distance apart from active area increase strengthen, the doping content in said knot termination extension district increases with the distance apart from active area and reducing.The doping thickness in said knot termination extension district, promptly the degree of depth of JTE structure is called for short the JTE junction depth.As shown in Figure 2, the power semiconductor with first embodiment of the invention terminal comprises the active area 1 with heavily doped P+ type well region, and with the main P type JTE structure 210 of tying 101 adjacency of active area 1, said first semiconductor layer is lightly doped N-tagma 3.The terminal of present embodiment also comprises heavily doped N+ channel cutoff ring 220; Said N+ channel cutoff ring 220 is positioned at outside the P type JTE structure 210 and with P type JTE structure 210 and keeps certain distances; This distance is between 100 microns to 400 microns, preferred 200 microns, is oppositely arranged with active area 1; Be used to prevent semiconductor device surface generation transoid and contamination ion that can the collection semiconductor device surface, make device more stable.
The characteristics of this embodiment are, said P type JTE structure 210 is suitable with the junction depth of main knot 101 near near the JTE junction depth the main knot 101, and are the darkest at the JTE junction depth away from an end of main knot 101, and the JTE junction depth of this P type JTE structure 210 be evenly variation continuously; This P type JTE structure 210 is higher near the region doping concentration of main knot 101, and lower away from the region doping concentration of main knot 101, and doping content evenly changes continuously.Saidly evenly be changed to continuously: along with the distance of the main knot 101 of distance changes a regular length continuously, variable quantity (for example doping content or doping thickness) also changes a fixed amount continuously.P type JTE structure 210 is between 3 microns to 10 microns near the JTE junction depth of main knot 101, and preferred 5 microns, doping content is 1E16/cm
3To 1E19/cm
3Between, preferred 1E17/cm
3P type JTE structure 210 is between 8 microns to 20 microns away from the JTE junction depth of main knot 101 1 ends, and preferred 10 microns, doping content is 1E14/cm
3To 1E16/cm
3Between, preferred 1E15/cm
3
The beneficial effect of present embodiment:
The introducing of JTE terminal structure generally can be introduced one second peak value electric field in the termination environment.
The employing doping content of the embodiment of the invention is successively decreased, and the JTE structure that the JTE junction depth increases progressively makes the inner formation of JTE barrier Distribution, thereby makes the more even distribution of current potential and electric field.Because the JTE junction depth increases progressively; Near improving main knot 101, also increase the radius of curvature of JTE structure outermost end depletion layer in the depletion layer curvature, effectively reduced second peak value electric field, improved withstand voltage level; And since the position that peak value electric field occurs away from the surface; Interfacial state and interface charge are able to effective inhibition to withstand voltage influence, have slowed down the withstand voltage degeneration that high pressure and high temperature cause, need be through not improving whole doping content; Sacrifice maximum withstand voltage and guarantee the reliability of device, effective optimization this trade-off relation.
Embodiment two
Fig. 3 is the profile with the power semiconductor at second embodiment of the invention terminal, and this figure dissects gained along the AB line among Fig. 1.As shown in Figure 3; The difference of the technical scheme of the technical scheme of present embodiment and first embodiment is: P type JTE structure 210 is divided into the plurality of sections zone; The JTE junction depth is identical in every section zone, but the JTE junction depth of all sections deepens gradually, simultaneously; Doping content during P type JTE structure 210 also satisfies every section is identical, and the doping content in main knot 101 distances that section zone far away more is low more.P type JTE structure 210 in the present embodiment is divided into 4 sections, is respectively first section 211, second sections 212, the 3rd sections 213, the 4th sections 214, the JTE junction depth of all sections be increase progressively, doping content be successively decrease and every section in doping content be identical.This P type JTE structure 210 is higher near first section 211 doping content of main knot 101 and be lower than main knot 101; Second section 212 doping content be lower than first section 211, the three sections 213 mix be lower than second section 212, the four sections 214 mix and be lower than the 3rd section 213; And in each section, doping content is identical; Be that doping content is a Gradient distribution, local concentration is even, and overall density is successively decreased.
The beneficial effect of present embodiment:
Can know that according to semi-conductive theory the depletion layer peak electric field appears at the knot knee.The JTE junction depth that increases progressively gradually increases the radius of curvature of finishing, thereby makes knot crooked away from the surface; Effectively avoided the influence of surface charge to peak value electric field; Even under harsh and unforgiving environments such as HTHP, withstand voltage level obvious degeneration can not occur yet, has improved the reliability of device.
And the computing formula according to above-mentioned resistance can know that in the structure of termination environment of the present invention, the resistivity of JTE structure increases along with reducing of doping content; Cross-sectional area in the unit length increases with the increase of doping thickness, this shows, the junction depth that increases gradually causes that the cross-sectional area in the unit length increases; Thereby alleviated the rising of the resistance that causes owing to successively decreasing of doping content to a certain extent; Make resistance at the terminal being evenly distributed everywhere, thereby make the Potential Distributing of termination environment even, the distribution of electric field is also along with being tending towards even; Effectively avoid premature breakdown occurring, improved withstand voltage that the terminal can bear in the part.
Fig. 5 is the simulation result puncture voltage comparison diagram of terminal structure of the present invention and prior art.The tagma of two kinds of terminal structures of this emulation (i.e. first semiconductor layer) doping content equates that the terminal overall size is 300um.With reference to Fig. 5,100 pairing terminals are JTE structure in the prior art among the figure, the shared 150um that is of a size of of JTE structure doped region, and the darkest JTE junction depth is 11 microns, and the most shallow JTE junction depth is 5 microns, and average JTE junction depth is 7.5 microns, and withstand voltage is 1310V; 200 pairing terminals are the JTE structure of the embodiment of the invention; The shared 150um that is of a size of of JTE structure; Arranging of the distributing order of said JTE junction depth and 100 pairing prior aries is just the opposite, is 11 microns at the JTE junction depth away from the position of active area, and be suitable near the junction depth and the active area of active area; Be 5um, withstand voltage is 1575V.From figure, can see that the withstand voltage at the terminal of the doped structure of the embodiment of the invention is higher than the withstand voltage of prior art.
In conjunction with the structure of Fig. 3, the terminal manufacture method of the power semiconductor of the embodiment of the invention is described:
At first, low-doped first conduction type (for example N-type) Semiconductor substrate is provided, is used to form active area and terminal; Said first area is used to form active area, and said second area is used to form said terminal; Secondly; Said second area is divided into some terminal areas; In the present embodiment, being divided into four sections, is respectively the 213, the 4th section termination zone, the 212, the 3rd section termination zone, 211, second section termination zone, first section termination zone 214 successively; Said first section termination zone 211 is nearest from first area, and said the 4th section termination zone 214 from first area farthest.Once more; Make its formation be doped with second type of carrier (for example hole) the 4th section termination zone 214 to carry out diffusion of impurities from first area that section termination zone farthest earlier; Order by drawing near from first area distance is handled successively; Make formation be doped with second type of carrier (for example hole), first section termination zone 211 to carry out diffusion of impurities from that nearest section termination zone of first area at last, thereby form the terminal.
It is following that processed steps is carried out in every section zone: utilize existing photoetching technique that Semiconductor substrate is handled earlier; Make the terminal area that needs diffusion exposed; All the other zones are covered by photoresist; Inject again the method for diffusion of impurities through impurity source diffusion or first ion, form second conduction type (the for example P type) terminal area of certain JTE junction depth and doping content.The impurity source diffusion promptly directly contacts with the object of impurity source with the band diffusion, because the concentration gradient relation, impurity just gets in the object.Because being doped with the 4th terminal area 214 of second type of carrier (for example hole) just forms in the 3rd terminal area 213 that making is doped with second type of carrier (for example hole) before; So; When impurity spreads in the 3rd terminal area 213; Impurity in the 4th terminal area 214 also can further spread; The time that impurity spreads in the 3rd terminal area 213 will be lacked than the time that impurity spreads in the 4th terminal area 214; So guaranteed that the JTE junction depth at the 4th terminal 214 is more amid a sharp increase than the JTE junction depth of the 3rd terminal area 213, handle the 3rd terminal area 213 through using than the 4th terminal area 214 higher impurity source concentration or bigger ion implantation dosages, that is to say; The concentration of the diffuse source that the diffusion of impurities of the 3rd terminal area 213 is used is higher, guarantees the height of the doping content of the 3rd terminal area 213 than the 4th terminal area 214; In like manner, profit second terminal area 212 and first terminal area 211 that makes that use the same method meets the demands.Like this, having the JTE junction depth increases progressively the novel JTE terminal structure that successively decreases with doping content and is achieved.
Certainly utilize said method; Those skilled in the art can obtain the manufacture method of JTE junction depth and doping content continually varying JTE structure without creative work; Because as long as the zone that is used for manufacture terminal on the substrate is divided into the more terminal area of number; Then as long as the quantity of terminal area reaches some when (being about 50 zones), the JTE junction depth of making according to the method described above and the variation of doping content just are tending towards continuous.
Impurity source in the said impurity source diffusion technology can be solid, also can be liquid, can also be gas.
The power semiconductor that utilizes the manufacture method of JTE structure of the present invention to combine the manufacture method of power semiconductor in the prior art to obtain with terminal; Because junction depth increases progressively, near improving main knot, in the depletion layer curvature, also increased the radius of curvature of JTE terminal outermost end depletion layer simultaneously; Effectively reduced second peak value electric field; Improve withstand voltage level, and since the position that peak value electric field occurs away from the surface, interfacial state and interface charge are able to effective inhibition to withstand voltage influence; Slowed down the withstand voltage degeneration that high pressure and high temperature cause; Need not sacrifice the reliability that maximum withstand voltage guarantees device through improving whole doping content, effective optimization this trade-off relation.
The above is merely preferred embodiment of the present invention, is not to be used to limit protection scope of the present invention.All any modifications of within spirit of the present invention and principle, being done, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (12)
1. the terminal of a power semiconductor; Said power semiconductor comprises first semiconductor layer of first conduction type; First semiconductor layer has the active area of the well region that contains second conduction type that mixes; Said terminal is arranged in first semiconductor layer, it is characterized in that, said terminal has the knot termination extension district that is doped with second conduction type with the active area adjacency; The doping thickness in said knot termination extension district strengthens with the increase apart from the active area distance, and the doping content in said knot termination extension district reduces with the increase apart from the active area distance.
2. the terminal of power semiconductor as claimed in claim 1; It is characterized in that; The doping thickness in said knot termination extension district is with strengthening apart from the increase of active area distance continuously, and the doping content in said knot termination extension district is with reducing continuously apart from the increase of active area distance.
3. the terminal of power semiconductor as claimed in claim 1; It is characterized in that; The increasing that the doping thickness in said knot termination extension district is interrupted with the increase apart from the active area distance, the doping content in said knot termination extension district reduces with what the increase apart from the active area distance was interrupted.
4. the terminal of power semiconductor as claimed in claim 1 is characterized in that, said terminal also has the channel cutoff ring of first conduction type, and said channel cutoff ring is positioned at a distance outside the said knot termination extension district.
5. the terminal of power semiconductor as claimed in claim 4 is characterized in that, the distance between said channel cutoff ring and the termination extension district is between 100 microns to 400 microns.
6. the terminal of power semiconductor as claimed in claim 3 is characterized in that, said knot termination extension is distinguished into the plurality of sections zone, and the doping thickness in every section zone equates.
7. the terminal of power semiconductor as claimed in claim 2 is characterized in that, with the increase apart from the active area distance, the doping thickness in said knot termination extension district evenly strengthens, and doping content evenly reduces.
8. like the terminal of each described power semiconductor of claim 1 to 7, it is characterized in that between 3 microns to 10 microns, doping content is 1E16/cm near the doping thickness of the part of active area in said knot termination extension district
3To 1E19/cm
3Between; Between 8 microns to 20 microns, doping content is 1E14/cm away from the doping thickness of the part of active area in said knot termination extension district
3To 1E16/cm
3Between.
9. the manufacture method at the terminal of a power semiconductor; Comprise provide one possess first conduction type Semiconductor substrate, said Semiconductor substrate has first area that is used to form active area, it is characterized in that; Also comprise second area that is used to form said terminal on the said Semiconductor substrate is divided into the plurality of sections zone; And said plurality of sections zone according to distance first area by carrying out diffusion of impurities successively as far as near order, possess the said terminal of second conduction type with formation, wherein; The time of said diffusion of impurities reduces successively, and the employed diffuse source concentration of diffusion of impurities increases successively.
10. the manufacture method at the terminal of power semiconductor as claimed in claim 9 is characterized in that, said diffuse source can be gas.
11. the manufacture method at the terminal of power semiconductor as claimed in claim 9 is characterized in that, said diffusion of impurities is that diffusion of impurities is carried out in first ion injection again.
12. the manufacture method at the terminal of power semiconductor as claimed in claim 9 is characterized in that, said diffuse source can be liquid.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910189810A CN102005468B (en) | 2009-08-31 | 2009-08-31 | Terminal of power semiconductor and manufacturing method of terminal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910189810A CN102005468B (en) | 2009-08-31 | 2009-08-31 | Terminal of power semiconductor and manufacturing method of terminal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102005468A CN102005468A (en) | 2011-04-06 |
| CN102005468B true CN102005468B (en) | 2012-09-05 |
Family
ID=43812687
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910189810A Active CN102005468B (en) | 2009-08-31 | 2009-08-31 | Terminal of power semiconductor and manufacturing method of terminal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102005468B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102768947B (en) * | 2012-07-20 | 2015-03-18 | 深圳深爱半导体股份有限公司 | Power semiconductor device with junction termination extension structure and manufacturing method of junction termination extension structure |
| CN103855200B (en) * | 2012-11-30 | 2016-11-23 | 上海联星电子有限公司 | A kind of semiconductor device and preparation method thereof |
| WO2014086011A1 (en) * | 2012-12-06 | 2014-06-12 | 中国科学院微电子研究所 | Rb-igbt manufacturing method |
| US20220157951A1 (en) * | 2020-11-17 | 2022-05-19 | Hamza Yilmaz | High voltage edge termination structure for power semicondcutor devices and manufacturing method thereof |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101057335A (en) * | 2004-09-14 | 2007-10-17 | 意法半导体股份有限公司 | Integrated high voltage power device having an edge termination of enhanced effectiveness |
-
2009
- 2009-08-31 CN CN200910189810A patent/CN102005468B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101057335A (en) * | 2004-09-14 | 2007-10-17 | 意法半导体股份有限公司 | Integrated high voltage power device having an edge termination of enhanced effectiveness |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102005468A (en) | 2011-04-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI552352B (en) | Improved termination design of semiconductor power device by metal strapping guard ring trenches shorted to a body region to shrink termination area | |
| CN202839620U (en) | Super junction metal oxide semiconductor field effect transistor (MOSFET) component | |
| CN102420251A (en) | VDMOS (Vertical Double-Diffusion Metal-Oxide-Semiconductor) device with non-uniform floating island structure | |
| CN101969073A (en) | Rapid superjunction longitudinal double-diffusion metal oxide semiconductor transistor | |
| CN106098751B (en) | A kind of power semiconductor terminal structure | |
| CN112234095B (en) | Power MOSFET device with enhanced cell design | |
| CN102005468B (en) | Terminal of power semiconductor and manufacturing method of terminal | |
| CN103035730A (en) | Radio frequency laterally diffused metal oxide semiconductor (LDMOS) device and manufacturing method thereof | |
| CN102263125B (en) | Power MOS (metal oxide semiconductor) component for transversely diffusing metallic oxides | |
| CN108155225A (en) | Constant current device and its manufacturing method | |
| CN108110057B (en) | Super junction metal oxide field effect transistor | |
| KR100877674B1 (en) | Ldmos device | |
| CN108091684B (en) | Super junction metal oxide field effect transistor | |
| CN111640787B (en) | LDMOS device with multiple grooves | |
| CN113658999A (en) | Power semiconductor device with junction-free termination technology, manufacturing method and application | |
| CN105047693A (en) | Junction termination structure of transverse high-voltage power device | |
| US10978584B2 (en) | Semiconductor structure, semiconductor assembly and power semiconductor device | |
| CN102005467B (en) | Field ring terminal of power semiconductor device and manufacturing method thereof | |
| CN104638020A (en) | Epitaxial layer-based vertical current regulative diode and manufacturing method thereof | |
| CN216871978U (en) | Terminal structure and power device | |
| US7755102B2 (en) | High breakdown voltage diode and method of forming same | |
| CN114400255A (en) | Planar power MOSFET device integrated with junction barrier Schottky diode | |
| CN114400258A (en) | Planar power MOSFET device integrated with junction barrier Schottky diode | |
| CN107591450B (en) | Semiconductor longitudinal super-junction double-diffusion metal oxide semiconductor field effect transistor with composite dielectric layer wide band gap and manufacturing method thereof | |
| CN106876441B (en) | Power device with fixed interface charge field limiting ring |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20191230 Address after: 518119 1 Yanan Road, Kwai Chung street, Dapeng New District, Shenzhen, Guangdong Patentee after: SHENZHEN BYD MICROELECTRONICS Co.,Ltd. Address before: 518118 Pingshan Road, Pingshan Town, Shenzhen, Guangdong, No. 3001, No. Patentee before: BYD Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 518119 No.1 Yan'an Road, Kuiyong street, Dapeng New District, Shenzhen City, Guangdong Province Patentee after: BYD Semiconductor Co.,Ltd. Address before: 518119 No.1 Yan'an Road, Kuiyong street, Dapeng New District, Shenzhen City, Guangdong Province Patentee before: BYD Semiconductor Co.,Ltd. Address after: 518119 No.1 Yan'an Road, Kuiyong street, Dapeng New District, Shenzhen City, Guangdong Province Patentee after: BYD Semiconductor Co.,Ltd. Address before: 518119 No.1 Yan'an Road, Kuiyong street, Dapeng New District, Shenzhen City, Guangdong Province Patentee before: SHENZHEN BYD MICROELECTRONICS Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |