CN101888748A - Manufacturing method of circuit board - Google Patents
Manufacturing method of circuit board Download PDFInfo
- Publication number
- CN101888748A CN101888748A CN2009101375831A CN200910137583A CN101888748A CN 101888748 A CN101888748 A CN 101888748A CN 2009101375831 A CN2009101375831 A CN 2009101375831A CN 200910137583 A CN200910137583 A CN 200910137583A CN 101888748 A CN101888748 A CN 101888748A
- Authority
- CN
- China
- Prior art keywords
- circuit board
- manufacture method
- bump structure
- insulating barrier
- metal bump
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 20
- 238000002161 passivation Methods 0.000 claims abstract description 19
- 239000000758 substrate Substances 0.000 claims abstract description 15
- 229910052751 metal Inorganic materials 0.000 claims description 35
- 239000002184 metal Substances 0.000 claims description 35
- 230000004888 barrier function Effects 0.000 claims description 23
- 238000000034 method Methods 0.000 claims description 20
- 238000005530 etching Methods 0.000 claims description 11
- 238000003825 pressing Methods 0.000 claims description 7
- 238000007639 printing Methods 0.000 claims description 6
- 238000005498 polishing Methods 0.000 claims description 4
- 229910000831 Steel Inorganic materials 0.000 claims description 3
- 238000004544 sputter deposition Methods 0.000 claims description 3
- 239000010959 steel Substances 0.000 claims description 3
- 238000000151 deposition Methods 0.000 claims 2
- 230000008021 deposition Effects 0.000 claims 2
- 238000009413 insulation Methods 0.000 abstract 3
- 238000010030 laminating Methods 0.000 abstract 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 19
- 239000010949 copper Substances 0.000 description 14
- 229910052802 copper Inorganic materials 0.000 description 14
- 238000009713 electroplating Methods 0.000 description 11
- 239000003795 chemical substances by application Substances 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 239000004020 conductor Substances 0.000 description 7
- 239000011889 copper foil Substances 0.000 description 6
- 238000007747 plating Methods 0.000 description 6
- 229920005989 resin Polymers 0.000 description 6
- 239000011347 resin Substances 0.000 description 6
- 229920001187 thermosetting polymer Polymers 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 230000002950 deficient Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000009740 moulding (composite fabrication) Methods 0.000 description 3
- 238000002679 ablation Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 239000011888 foil Substances 0.000 description 2
- 238000009434 installation Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000004080 punching Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910000906 Bronze Inorganic materials 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 239000004411 aluminium Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000010974 bronze Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 150000001879 copper Chemical class 0.000 description 1
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 description 1
- 238000007731 hot pressing Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 238000011536 re-plating Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
- 239000000057 synthetic resin Substances 0.000 description 1
Images
Landscapes
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
The invention discloses a manufacturing method of a circuit board, which comprises the steps of: providing a substrate with a tapered metallic bump structure; laminating the substrate with an insulation layer so as to ensure that the tapered metallic bump structure pierces the insulation layer , exposing a tip part; laminating a metallic layer to ensure that the tip part is extruded to form a passivation part; flattening the metallic layer; and forming a conductive layer on the insulation layer, wherein the conductive layer is in contact with the passivation part.
Description
Technical field
The invention relates to the circuit board technology field, particularly relevant for the manufacture method of internal layer conducting thin plate in a kind of circuit board or internal layer web.
Background technology
Circuit board is an indispensable key component in the electronic installations such as computer, mobile phone, mainly is responsible for signal transmission, binding between the internal electrical components, and heat sinking function is provided.Constantly pursue under the compact trend at electronic installation, the live width of the lead on the circuit board is also constantly and then dwindled, therefore the dealer there's no one who doesn't or isn't joins hands in how studying limiting factors such as breakthrough process, material, to obtain low cost, to possess high confidence level, high performance circuit board simultaneously.
According to application, circuit board is broadly divided into single sided board, double sided board, the above multi-layer sheet of four laminates and soft board or the like.Generally speaking, the electronic product function is complicated more, loop distance is long more, contact pin number is many more, and the required number of plies of circuit board is also many more, for example high-order consumer electronics, information and communication product etc.And soft board be mainly used in need curved around product in, for example mobile computer, camera, automobile instrument etc.
In the past, the normally first etching copper of the production method window of the internal layer conducting thin plate (or internal layer web) in the circuit board, again with laser punching, last re-plating filling perforation; Perhaps, utilize laser (DLD) technology of directly holing, direct laser punching, and then electroplate filling perforation.Wherein, it is that general blind hole is electroplated (non-filling perforation type) that the specification that pore-forming is electroplated has two: one usually, and another kind of is that filling perforation is electroplated.
The specification that above-mentioned two kinds of pore-formings are electroplated all has its defective, and for example, the defective that general blind hole is electroplated is that the electroplated metal layer thickness is not enough to be applied to high density, high radiating requirements field; And the defective that filling perforation is electroplated is that the thickness of insulating layer increase causes degree of difficulty, plate face planarization and the follow-up quality confidence level problem of electroplating filling perforation, for example, and the not good phenomenon of electroplating qualities such as cavity and bubble, and the quality of plating filling perforation is subject to the pore size influence.
In addition, in technical literature related to the present invention, Chinese patent Granted publication CN1053785C has disclosed a kind of buried bump interconnection technology (Buried Bump Interconnection Technology), it is a kind of new layer technology that increase of Toshiba (Toshiba) exploitation, and step comprises: form copper foil pattern on a base plate; The silver paste of repeating print on copper foil pattern forms near cone shape conductor projection; Then with insulating barrier, for example, synthetic resin is pressed together on the circular cone conductor projection, and makes circular cone conductor projection run through insulating barrier; Then another definition there is the base plate alignment circular cone conductor projection of copper foil pattern and carries out hot pressing; At last, remove base plate.
Yet the shortcoming of this patent is, the poor thermal conductivity of the coniform conductor projection that it utilizes elargol to repeat print to constitute; It is not enough that engaging force between elargol and the copper foil pattern is also disliked in high reliability is used; And utilize mode of printing to form circular cone conductor projection restriction on its printing density is arranged.
Summary of the invention
So purpose of the present invention is providing a kind of circuit board manufacturing method of improvement, can reduce cost replaces the practice of past pore-forming and plating filling perforation, and can not be subjected to the restriction of via aspect ratio, does not also have the bad quality confidence level influence of the electroplates in hole bubble.
For reaching above-mentioned purpose, the invention provides a kind of manufacture method of circuit board, include: a substrate with taper metal bump structure is provided, and metal coupling for example is copper or silver metal; Make this substrate and an insulating barrier pressing, this taper metal bump structure pierces through this insulating barrier, and exposes a most advanced and sophisticated position; Pressing one metal level is squeezed this position, tip, forms a passivation part; This metal level of planarization and passivation part; On this insulating barrier, form a conductive layer, contact this passivation part; Form a photoresist and carve the agent pattern on this conductive layer, this photoresist is carved the agent pattern and is included opening, exposes this conductive layer of part; In this opening, form a copper electroplating layer; This photoresist is carved the agent pattern divest, stay this copper electroplating layer, and expose this conductive layer of part; And this conductive layer of coming out of ablation, form a patterned circuit.
Your, see also following about detailed description of the present invention and accompanying drawing in order to make juror can further understand feature of the present invention and technology contents.Yet appended graphic only for reference and aid illustration usefulness is not to be used for the present invention is limited.
Description of drawings
Fig. 1 to Figure 10 is the manufacture method schematic diagram according to the circuit board that the preferred embodiment of the present invention illustrated.
Figure 11 to Figure 13 is the manufacture method schematic diagram of the circuit board that illustrated according to another preferred embodiment of the present invention.
Wherein, description of reference numerals is as follows:
10 substrates
12 taper metal bump structures
The most advanced and sophisticated position of 12a
The 12b passivation part
14 insulating barriers
15 metal levels
16 conductive layers
20 photoresists are carved the agent pattern
The 20a opening
22 copper electroplating layers
24 patterned circuit
35 steel plate moulds
Embodiment
See also Fig. 1 to Figure 10, it is the manufacture method schematic diagram according to the circuit board that the preferred embodiment of the present invention illustrated.As shown in Figure 1, at first provide a substrate 10, for example, Copper Foil then, forms a plurality of taper metal bump structures 12 on substrate 10.
According to a preferred embodiment of the invention, taper metal bump structure 12 is to utilize to comprise mode formers such as plating, etching or mould printing, for example, form a bronze medal layer (comprising chemical copper layer and copper electroplating layer) with plating mode at substrate 10, etch taper metal bump structure 12 with etching mode again.
As shown in Figure 2, form an insulating barrier 14.With this insulating barrier 14, for example, preimpregnation material (prepreg), it includes B stage (B-stage) thermosetting resin, towards taper metal bump structure 12, insulating barrier 14 and substrate 10 are fitted, and when fitting, taper metal bump structure 12 meeting insulation-piercing layers 14, and expose its most advanced and sophisticated position 12a.
According to another preferred embodiment of the invention, the practice that forms insulating barrier 14 can also be utilized the liquid resin coating technique.
As shown in Figures 3 and 4, then utilize a metal level 15 to carry out pressing, make taper metal bump structure 12 insulation-piercing layers 14, and the most advanced and sophisticated position 12a that exposes is squeezed and is out of shape, form passivation part 12b.According to a preferred embodiment of the invention, between 65 microns to 250 microns, it can be copper, aluminium or other metal to the thickness of thick metal layers 15 approximately.
As shown in Figure 5, then, at high temperature, for example, 190 ℃ to 200 ℃, insulating barrier 14 hot settings that will contain B stage thermosetting resin become C stage (C-stage) thermosetting resin, then metal level 15 and passivation part 12b are carried out whole plane etching thinning, perhaps in the polishing mode with its planarization or coplineization.
Through after the coplineization, at this moment, the surface of its upper surface that comes out of passivation part 12b and insulating barrier 14 is a copline, and passivation part 12b can not protrude from the surface of insulating barrier 14 in fact.
As shown in Figure 6, after finishing coplineization, then form a conductive layer 16, its practice can be to utilize galvanoplastic (comprising chemical copper layer and copper electroplating layer), physical vapour deposition (PVD) (physical vapordeposition, PVD) method, sputtering method or utilize special covering material, for example, tape tree fat conductor foil (primer coated foil).
As shown in Figure 7, then form photoresist and carve agent pattern 20 on conductive layer 16, wherein, photoresist is carved agent pattern 20 and is included opening 20a, defines the position of patterned circuit, and exposes the conductive layer 16 of part.
As shown in Figure 8, carry out electroplating technology, in the opening 20a of photoresist agent at quarter pattern 20, form copper electroplating layer 22.
As shown in Figure 9, then photoresist is carved agent pattern 20 and divest, stay copper electroplating layer 22, and expose the conductive layer 16 of part.
As shown in figure 10, the conductive layer 16 of the part that last ablation comes out forms patterned circuit 24 (comprising conductive layer 16 and copper electroplating layer 22).
Figure 11 to Figure 13 illustrates the schematic diagram of another embodiment of the present invention.As Figure 11 and shown in Figure 12, on substrate 10, form a plurality of taper metal bump structures 12, metal coupling for example is copper or silver metal, and forms after the insulating barrier 14, utilizes a steel plate mould 35 that most advanced and sophisticated position 12a is squeezed into passivation part 12b immediately.
Then, as shown in figure 13, at high temperature, for example, 190 ℃ to 200 ℃, insulating barrier 14 hot settings that will contain B stage thermosetting resin become C stage thermosetting resin, then passivation part 12b is carried out the etching thinning, perhaps in the polishing mode with its planarization or coplineization.Through after the coplineization, at this moment, the surface of its upper surface that comes out of passivation part 12b and insulating barrier 14 is a copline, and passivation part 12b can not protrude from the surface of insulating barrier 14 in fact.Subsequent step after the coplineization then with Fig. 6 to that shown in Figure 10, therefore no longer repeat.
Compared to prior art, the present invention provides following advantage at least: for example
(1) formed taper metal bump structure 12 on the substrate 10, be to utilize modes such as plating, etching or mould printing to form, so can excellent engaging force be arranged with Copper Foil, in addition, the taper metal bump structure 12 that utilizes modes such as plating, etching to form also provides better thermal conductivity, makes circuit board possess better heat-sinking capability, usefulness and confidence level.
(2) utilize thick metal layers 15 to carry out pressing, the most advanced and sophisticated position 12a that pushes taper metal bump structure 12 insulation-piercing layers 14 and expose, and carry out whole plane etching thinning, perhaps in the polishing mode, give planarization or coplineization, utilize semi-additive process to form the fine rule road then, make patterned circuit 24 have high-reliability and high density.
The above only is the preferred embodiments of the present invention, and all equalizations of doing according to claim of the present invention change and modify, and all should belong to covering scope of the present invention.
Claims (10)
1. the manufacture method of a circuit board includes:
One substrate with taper metal bump structure is provided;
Make this substrate and an insulating barrier pressing, this taper metal bump structure pierces through this insulating barrier, and exposes a most advanced and sophisticated position;
Pressing one metal level is squeezed this position, tip, forms a passivation part;
This metal level of planarization; And
On this insulating barrier, form a conductive layer, and contact this passivation part.
2. the manufacture method of circuit board according to claim 1, wherein this taper metal bump structure be utilize electroplate, etching mode forms.
3. the manufacture method of circuit board according to claim 1, wherein this taper metal bump structure is to utilize the mould printing mode to form.
4. the manufacture method of circuit board according to claim 1, wherein this metal level of planarization comprises etching thinning mode or polishing mode.
5. the manufacture method of circuit board according to claim 1, wherein this conductive layer is to utilize galvanoplastic, physical vaporous deposition or sputtering method to form.
6. the manufacture method of a circuit board includes:
One substrate with taper metal bump structure is provided;
Make this substrate and an insulating barrier pressing, this taper metal bump structure pierces through this insulating barrier, and exposes a most advanced and sophisticated position;
Should be pressed into a passivation part in the position, tip with a steel plate mould; And
On this insulating barrier, form a conductive layer, and contact this passivation part.
7. as the manufacture method of circuit board as described in the claim 6, wherein this taper metal bump structure be utilize electroplate, etching mode forms.
8. as the manufacture method of circuit board as described in the claim 6, wherein this taper metal bump structure is to utilize the mould printing mode to form.
9. as the manufacture method of circuit board as described in the claim 6, wherein comprise this passivation part of planarization in addition.
10. as the manufacture method of circuit board as described in the claim 6, wherein this conductive layer is to utilize galvanoplastic, physical vaporous deposition or sputtering method to form.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910137583A CN101888748B (en) | 2009-05-14 | 2009-05-14 | Manufacturing method of circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910137583A CN101888748B (en) | 2009-05-14 | 2009-05-14 | Manufacturing method of circuit board |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101888748A true CN101888748A (en) | 2010-11-17 |
CN101888748B CN101888748B (en) | 2012-09-26 |
Family
ID=43074397
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200910137583A Expired - Fee Related CN101888748B (en) | 2009-05-14 | 2009-05-14 | Manufacturing method of circuit board |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101888748B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102832138A (en) * | 2011-06-15 | 2012-12-19 | 景硕科技股份有限公司 | Method for forming packaging substrate with ultrathin seed layer |
US20170069532A1 (en) * | 2015-09-09 | 2017-03-09 | Seok-hyun Lee | Semiconductor chip package and method of manufacturing the same |
CN110913571A (en) * | 2019-12-05 | 2020-03-24 | 深圳市友泰实业有限公司 | Novel magnetically attractable circuit board and manufacturing method thereof |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5600103A (en) * | 1993-04-16 | 1997-02-04 | Kabushiki Kaisha Toshiba | Circuit devices and fabrication method of the same |
JP2004193520A (en) * | 2002-12-13 | 2004-07-08 | Sumitomo Bakelite Co Ltd | Manufacturing method of printed circuit board |
-
2009
- 2009-05-14 CN CN200910137583A patent/CN101888748B/en not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102832138A (en) * | 2011-06-15 | 2012-12-19 | 景硕科技股份有限公司 | Method for forming packaging substrate with ultrathin seed layer |
US20170069532A1 (en) * | 2015-09-09 | 2017-03-09 | Seok-hyun Lee | Semiconductor chip package and method of manufacturing the same |
US9929022B2 (en) * | 2015-09-09 | 2018-03-27 | Samsung Electronics Co., Ltd. | Semiconductor chip package and method of manufacturing the same |
CN110913571A (en) * | 2019-12-05 | 2020-03-24 | 深圳市友泰实业有限公司 | Novel magnetically attractable circuit board and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN101888748B (en) | 2012-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100733253B1 (en) | High density printed circuit board and manufacturing method thereof | |
KR100867148B1 (en) | Printed circuit board and manufacturing method of the same | |
US7897055B2 (en) | Method for manufacturing multilayer flexible printed circuit board | |
CN107801310A (en) | Circuit board manufacturing method and circuit board | |
KR20110060325A (en) | Half buried pcb, multi-layer pcb and fabricating method of the same | |
US20090242238A1 (en) | Buried pattern substrate | |
CN101711096A (en) | Micro hole manufacturing process of multilayer HDI circuit board | |
CN109788663B (en) | Manufacturing method of circuit board and circuit board manufactured by same | |
CN101888748B (en) | Manufacturing method of circuit board | |
KR101109323B1 (en) | A method of manufacturing a printed circuit board | |
EP1802187A2 (en) | Printed circuit board and manufacturing method thereof | |
CN111405774B (en) | Circuit board and manufacturing method thereof | |
KR100887393B1 (en) | Method of manufacturing printed circuit board | |
US20110005071A1 (en) | Printed Circuit Board and Manufacturing Method Thereof | |
US12016119B2 (en) | Method for manufacturing multilayer printed circuit board | |
TWI448220B (en) | Method for fabricating a circuit board | |
CN112333926B (en) | Method for manufacturing circuit board with metal layers with different thicknesses | |
KR100934107B1 (en) | Printed circuit board manufacturing method providing fine pitch metal bumps | |
CN205864853U (en) | A kind of printed circuit board | |
CN109757037A (en) | High density circuit board and preparation method thereof | |
CN100505195C (en) | Method for forming solid conductive via hole of integrated circuit packaging base plate | |
CN1404353A (en) | Making process of printed circuit board with solid copper pins for interconnection | |
CN101198212B (en) | Multilayer soft printed wiring board and production method thereof | |
US11606862B2 (en) | Circuit board, method for manufacturing the same | |
KR101122146B1 (en) | Half Buried PCB, Multi-Layer PCB and Fabricating Method of the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120926 |
|
CF01 | Termination of patent right due to non-payment of annual fee |