CN101840384B - Computer device - Google Patents

Computer device Download PDF

Info

Publication number
CN101840384B
CN101840384B CN 200910128587 CN200910128587A CN101840384B CN 101840384 B CN101840384 B CN 101840384B CN 200910128587 CN200910128587 CN 200910128587 CN 200910128587 A CN200910128587 A CN 200910128587A CN 101840384 B CN101840384 B CN 101840384B
Authority
CN
China
Prior art keywords
output system
couples
bios
basic input
computer installation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 200910128587
Other languages
Chinese (zh)
Other versions
CN101840384A (en
Inventor
方兰兰
刘士豪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inventec Corp
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to CN 200910128587 priority Critical patent/CN101840384B/en
Publication of CN101840384A publication Critical patent/CN101840384A/en
Application granted granted Critical
Publication of CN101840384B publication Critical patent/CN101840384B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Stored Programmes (AREA)

Abstract

The invention discloses a computer device comprising a mainboard and an external sub-board. The main board comprises a connector, a manager chip, a first basic input and output system and a selector. The external sub-board comprises an external input and output system. The manager chip is used for detecting the coupling state of the external sub-board and the mainboard and producing a detection signal, and the selector is used for enabling one of the first basic input and output system and the external input and output system according to the detection signal and disabling the other one of the first basic input and output system and the external input and output system.

Description

Computer installation
Technical field
The invention relates to a kind of computer installation, and particularly relevant for a kind of computer installation of external daughter board of external IPMI.
Background technology
Along with the arriving of digital Age, computer installation has become in people's daily life can not obtain scarce instrument.In order to make the demand that computer installation more can closeness to life, need many peripherals that can be external in computer installation also by one by one release, corresponding, computer installation also must provide multiple different connecting interface to come to connect with these peripherals, USB (universal serial bus) (universal serial bus for example, USB) interface, adapter (network interface card, NI) and mouse-keyboard switch (KB/MS) etc.
Yet the peripherals of not all required use of user all is identical, and therefore, providing one, to use the Basic Input or Output System (BIOS) (Basic Input Output System, BIOS) of all peripherals be very difficult.Can support the Basic Input or Output System (BIOS) of the peripherals fixed can so that computer installation is short of dirigibility in the use, limit the effect of computer installation again if provide.
Summary of the invention
The invention provides a kind of computer installation, the external input-output system on the Basic Input or Output System (BIOS) that changeable use is built-in or the external daughter board makes computer installation have larger dirigibility in application.
The present invention proposes a kind of computer installation and comprises mainboard and external daughter board.Wherein this mainboard comprises connector, manager chip, the first Basic Input or Output System (BIOS) and selector switch.Connector is arranged on the expansion slot of mainboard.The manager chip couples connector and produces detection signal, and the first Basic Input or Output System (BIOS) couples the manager chip, and selector switch couples the first Basic Input or Output System (BIOS) and manager chip, and receives detection signal.External daughter board then couples this mainboard by connector, comprises external input-output system on the external daughter board.Wherein, the coupling access status of the external daughter board of manager chip detection and mainboard is to produce detection signal, and selector switch enables the first Basic Input or Output System (BIOS) and external input-output system one of them according to detection signal, and another of forbidden energy the first Basic Input or Output System (BIOS) and external input-output system, wherein, the peripheral interface supported of this external input-output system and this first Basic Input or Output System (BIOS) is different.
In one embodiment of this invention, when above-mentioned manager chip detection couples with mainboard mutually to external daughter board, the external input-output system of manager chip enable and forbidden energy the first Basic Input or Output System (BIOS).
In one embodiment of this invention, when above-mentioned manager chip detection does not couple with mainboard mutually to external daughter board, manager chip enable the first Basic Input or Output System (BIOS).
In one embodiment of this invention, above-mentioned manager chip is chipset, comprises north bridge chips and South Bridge chip.Wherein, South Bridge chip couples north bridge chips and the first Basic Input or Output System (BIOS).
In one embodiment of this invention, the mainboard of above-mentioned computer installation more comprises CPU (central processing unit), couples north bridge chips.
In one embodiment of this invention, above-mentioned manager chip is baseboard management controller.
In one embodiment of this invention, the mainboard of above-mentioned computer installation more comprises CPU (central processing unit), chipset and the second Basic Input or Output System (BIOS).Chipset couples CPU (central processing unit) and baseboard management controller, and the second Basic Input or Output System (BIOS) coupling chip group.
In one embodiment of this invention, the second above-mentioned input-output system is the flash memory of serial peripheral interface.
In one embodiment of this invention, the first above-mentioned Basic Input or Output System (BIOS) and external input-output system are the flash memory of serial peripheral interface.
In one embodiment of this invention, above-mentioned external daughter board is the intelligent platform management adapter.
In one embodiment of this invention, above-mentioned selector switch comprises switch and pull-up circuit.Switch wherein is controlled by detection signal, and an end of switch couples the first Basic Input or Output System (BIOS), and the other end of switch couples connector.Pull-up circuit then is to couple switch and the first Basic Input or Output System (BIOS).
In one embodiment of this invention, above-mentioned switch is transistor, and transistorized base stage receives detection signal, and transistorized the first emission/collector couples the first Basic Input or Output System (BIOS), and transistorized the second emission/collector couples connector.
In one embodiment of this invention, above-mentioned switch more comprises diode, and its negative electrode couples transistorized the second emission/collector, and its anode couples transistorized the first emission/collector.
In one embodiment of this invention, above-mentioned pull-up circuit comprises the pull-up resistor that is serially connected between the first reference voltage and the switch.
Based on above-mentioned, the present invention selects on the mainboard originally with regard to the Basic Input or Output System (BIOS) of setting or the external Basic Input or Output System (BIOS) on the external daughter board by the connection status of the mainboard of the external daughter board of detection and computer installation.So that computer installation can increase and decrease the peripheral assembly of the required service of computer installation in response to the different needs of user, and then improve computer installation flexibility ratio in the use.
For above-mentioned feature and advantage of the present invention can be become apparent, embodiment cited below particularly, and cooperate accompanying drawing to be described in detail below.
Description of drawings
Fig. 1 illustrates the schematic diagram of the computer installation 100 of one embodiment of the invention.
Fig. 2 illustrates the schematic diagram of the computer installation 200 of another embodiment of the present invention.
Fig. 3 illustrates the schematic diagram of the computer installation 300 of yet another embodiment of the invention.
Embodiment
At first please refer to Fig. 1, Fig. 1 illustrates the schematic diagram of the computer installation 100 of one embodiment of the invention.Computer installation 100 in the present embodiment is for providing the personal user employed computer installation.Computer installation 100 comprises mainboard 110 and external daughter board 120.Include CPU (central processing unit) (Central Processor Unit, CPU) 111, manager chip 112, selector switch 113, Basic Input or Output System (BIOS) 114 and connector 115 on the mainboard 110.CPU (central processing unit) 111 couples manager chip 112, and manager chip 112 couples selector switch 113.In addition, selector switch 113 couples connector 115 and Basic Input or Output System (BIOS) 114.At this, manager chip 112 is known the known chipset of the knowledgeable (chip set) usually for this area tool, and this chipset then includes north bridge chips 1121 and the South Bridge chip 1122 that couples mutually.
On the other hand, 120 of external daughter boards comprise external input-output system 121.External daughter board 120 is to see through connector 115 to be connected with mainboard 110 when being connected with mainboard 110.This connector 115 can be arranged on the expansion slot of mainboard 110, couples so that external daughter board 120 to be provided.
Aspect the action details of computer installation 100, manager chip 112 can detect the coupling access status of external daughter board 120 and mainboard 110 in real time.In case manager chip 112 detects external daughter board 120 when seeing through connector 115 and being coupled to mainboard 110, manager chip 112 produces detection signal DET and also is sent to selector switch 113.113 of selector switchs come forbidden energy according to detection signal DET or enable and its Basic Input or Output System (BIOS) that couples mutually 114 and external input-output system 121.Further illustrate, when the received detection signal DET of selector switch 113 are the state that couples mutually with mainboard 110 for the external daughter board 120 of expression, 113 forbidden energy Basic Input or Output System (BIOS)s 114 of selector switch, and enable external input-output system 121 on the external daughter board 120.Opposite, when the received detection signal DET of selector switch 113 were the state that does not couple mutually with mainboard 110 for the external daughter board 120 of expression, 113 of selector switchs enabled the Basic Input or Output System (BIOS) 114 that originally just exists on the mainboard 110.
Explanation by the preceding paragraph can learn, in case when external daughter board 120 was connected on the mainboard 110, computer installation 100 utilized selector switch 113 to select external input-output system 121 on the external daughter board 120 to replace Basic Input or Output System (BIOS) 114 originally.In other words, when computer installation 100 is connected on the mainboard 110 at external daughter board 120, change and use external input-output system 121 as the basis of design of peripheral interface, thus, the user just can arrange according to individual's demand the content of external input-output system 121, makes computer installation 100 corresponding different user demand come work.
It is worth mentioning that in addition, external input-output system 121 on the external daughter board 120 and the Basic Input or Output System (BIOS) 114 on the mainboard 110 can be the flash memories (flash memory) by so-called serial peripheral interface (Serial Peripheral Interface, SPI).External daughter board 120 then is IPMI (Intelligent Platform Management Interface, IPMI) card.
Below please refer to Fig. 2, Fig. 2 illustrates the schematic diagram of the computer installation 200 of another embodiment of the present invention.At this, computer installation 200 is the computer installation as server.Computer installation 200 comprises mainboard 210 and external daughter board 220.Include CPU (central processing unit) 211, chipset 212, Basic Input or Output System (BIOS) 214, the baseboard management controller 215 as the manager chip, selector switch 216, Basic Input or Output System (BIOS) 217 and connector 218 on the mainboard 210.
CPU (central processing unit) 211 coupling chip groups 212, chipset 212 couples Basic Input or Output System (BIOS) 214 and baseboard management controller 215,215 of baseboard management controllers couple selector switch 216 in addition, and 216 of selector switchs couple Basic Input or Output System (BIOS) 217 and connector 218.212 of chipsets include north bridge chips 2121 and the South Bridge chip 2122 that mutually couples.
Dispose external input-output system 221 on the external daughter board 220, when external daughter board 220 will couple with mainboard 210, then see through connector 218 and couple with mainboard 210.
In this computer installation 200, detected the coupling access status of external daughter board 220 and mainboard 210 by baseboard management controller 215, and use generation detection signal DET to be sent to selector switch 216.Identical with the computer installation 100 of a upper embodiment, 216 of selector switchs come forbidden energy or enable Basic Input or Output System (BIOS) 217 and external input-output system 221 according to detection signal DET.In addition, about selector switch 216 forbidden energy or enable Basic Input or Output System (BIOS) 217 and the relation of external input-output system 221 and detection signal DET then with computer installation 100 in embodiment identical, seldom give unnecessary details at this.
For making this area tool know that usually the knowledgeable more can understand the manner of execution of the embodiment of the invention, further specify with example of next proposition.
Please refer to Fig. 3, Fig. 3 illustrates the schematic diagram of the computer installation 300 of yet another embodiment of the invention.Computer installation 300 comprises mainboard 310 and external daughter board 320.Mainboard 310 wherein comprises selector switch 313, Basic Input or Output System (BIOS) 314 and connector 315.In the present embodiment, Basic Input or Output System (BIOS) 314 is that flash memory by a serial peripheral interface consists of.That is to say, the access of Basic Input or Output System (BIOS) 314 is finished through serial peripheral interface signal SPI_INT.In addition, Basic Input or Output System (BIOS) 314 connects enable signal CS_N1, in the present embodiment, when Basic Input or Output System (BIOS) 314 receives enable signal CS_N1 logic low, Basic Input or Output System (BIOS) 314 is enabled, opposite, when Basic Input or Output System (BIOS) 314 received enable signal CS_N1 logic high, Basic Input or Output System (BIOS) 314 was disabled.
In addition, 313 of selector switchs comprise pull-up circuit 3131, transistor T 1 and diode D1.At this, transistor T 1 and diode D1 form a switch, wherein the base stage of transistor T 1 couples detection signal DET (namely the switch that consists of of transistor T 1 is controlled by detection signal DET), and the two ends of switch (the first emission/collector of transistor T 1 and the second emission/collector) receives respectively enable signal CS and transmits enable signal CS_N1, enable signal CS is transmitted by the manager chip (not illustrating) of computer installation 300, in the present embodiment, enable signal CS is logic low.The anode of diode D1 is coupled to the second emission/collector of transistor T 1 and the negative electrode of diode D1 is coupled to the first emission/collector of transistor T 1.
Then comprise external input-output system 321 on the external daughter board 320, external input-output system 321 is made of the flash memory of a serial peripheral interface equally, therefore, the access action of external input-output system 321 also utilizes the serial peripheral interface signal SPI_INT that connects through connector 315 to finish.And, the taboo of external input-output system 321/enable to be controlled by enable signal CS_N2.
About the action details aspect of computer installation 300, when external daughter board 320 was coupled on the mainboard 310 through connector 315, the state that the manager chip detection of computer installation 300 couples to this also produced detection signal DET.1 of transistor T is closed according to detection signal DET.At this moment, the path that is connected between enable signal CS_N1 and enable signal CS is cut off, and the voltage level of enable signal CS_N1 then can be pulled up to by the pull-up resistor R1 in the pull-up circuit 3131 voltage level (for example being logic high) that equals reference voltage VDD.Also therefore, Basic Input or Output System (BIOS) 314 is disabled.
In addition, enable signal CS_N2 is coupled to mainboard 310 by external daughter board 320 through connector 315 and couples mutually with enable signal CS, and therefore, the enable signal CS_N2 of this moment is equal to enable signal CS and is all logic low.Accordingly, external input-output system 321 sees through resistance R 2 reception enable signal CS_N2 and is enabled.
In addition, when external daughter board 320 was pulled out out mainboard 310, the manager chip of computer installation 300 transmitted detection signal DET and turn-on transistor T1.At this moment, the access path of enable signal CS and enable signal CS_N1 is switched on, so the voltage level that the voltage level of enable signal CS_N1 is equal to enable signal CS is logic low, and also therefore Basic Input or Output System (BIOS) 314 is enabled.
It is worth mentioning that, the embodiment of the switch of mentioning among the embodiment in computer installation 300 only is an example, do not represent embodiments of the invention and must implement switch with transistor T 1, this area tool knows that usually switch that the knowledgeable can implement also can be used for implementing the present embodiment.Identical, the mode that the pull-up circuit 3131 of mentioning among the embodiment in the computer installation 300 utilizes pull-up resistor R1 to implement also only is an example, not limit the present invention.
In sum, the present invention utilizes the coupling access status that detects external subcard and mainboard, and ability switching computer device is selected Basic Input or Output System (BIOS) on the mainboard or the external input-output system on the external subcard.Effectively provide the user content of the external input-output system on the external subcard to be set according to different demands, use so that computer installation to be provided.Thus, effectively increase the flexibility ratio of computer installation, and then promote the usefulness of computer installation.
Although the present invention discloses as above with embodiment; so it is not to limit the present invention; have in the technical field under any and usually know the knowledgeable; without departing from the spirit and scope of the present invention; when doing a little change and retouching, therefore protection scope of the present invention is worked as with being as the criterion that claim was defined.

Claims (10)

1. computer installation comprises:
One mainboard comprises;
A connector is arranged on the expansion slot of this mainboard;
One manager chip couples this connector, produces a detection signal;
One selector switch couples this manager chip, receives this detection signal; And
One first Basic Input or Output System (BIOS) couples this selector switch; And
One external daughter board couples this mainboard by this connector, comprises an external input-output system on this external daughter board;
Wherein, the coupling access status of this external daughter board of this manager chip detection and this mainboard is to produce this detection signal, this selector switch enables one of them of this first Basic Input or Output System (BIOS) and this external input-output system according to this detection signal, and another of this first Basic Input or Output System (BIOS) of forbidden energy and this external input-output system, wherein, the peripheral interface supported of this external input-output system and this first Basic Input or Output System (BIOS) is different.
2. computer installation as claimed in claim 1 is characterized in that, when this manager chip detection couples with this mainboard mutually to this external daughter board, enables this external input-output system and this first Basic Input or Output System (BIOS) of forbidden energy by this selector switch.
3. computer installation as claimed in claim 1 is characterized in that, when this manager chip detection does not couple with this mainboard mutually to this external daughter board, enables this first Basic Input or Output System (BIOS) by this selector switch.
4. computer installation as claimed in claim 1 is characterized in that, this manager chip is a chipset, and this chipset comprises:
One north bridge chips; And
One South Bridge chip couples this north bridge chips and this first Basic Input or Output System (BIOS).
5. computer installation as claimed in claim 4 is characterized in that, this mainboard more comprises:
One CPU (central processing unit) couples this north bridge chips.
6. computer installation as claimed in claim 1 is characterized in that, this manager chip is a baseboard management controller.
7. computer installation as claimed in claim 6 is characterized in that, this mainboard more comprises:
One CPU (central processing unit);
One chipset couples this CPU (central processing unit) and this baseboard management controller; And
One second Basic Input or Output System (BIOS) couples this chipset.
8. computer installation as claimed in claim 7 is characterized in that, this chipset comprises:
One South Bridge chip couples this second Basic Input or Output System (BIOS) and this baseboard management controller; And
One north bridge chips couples this South Bridge chip and this CPU (central processing unit).
9. computer installation as claimed in claim 1 is characterized in that, this selector switch comprises:
One switch is controlled by this detection signal, and an end of this switch couples this first Basic Input or Output System (BIOS), and the other end of this switch couples this connector; And
One pull-up circuit couples this switch and this first Basic Input or Output System (BIOS).
10. computer installation as claimed in claim 9, it is characterized in that, this switch is a transistor, and this transistorized base stage receives this detection signal, this transistorized first emission/collector couples this first Basic Input or Output System (BIOS), and this transistorized second emission/collector couples this connector.
CN 200910128587 2009-03-17 2009-03-17 Computer device Expired - Fee Related CN101840384B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200910128587 CN101840384B (en) 2009-03-17 2009-03-17 Computer device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200910128587 CN101840384B (en) 2009-03-17 2009-03-17 Computer device

Publications (2)

Publication Number Publication Date
CN101840384A CN101840384A (en) 2010-09-22
CN101840384B true CN101840384B (en) 2013-02-27

Family

ID=42743763

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200910128587 Expired - Fee Related CN101840384B (en) 2009-03-17 2009-03-17 Computer device

Country Status (1)

Country Link
CN (1) CN101840384B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102541787A (en) * 2010-12-15 2012-07-04 鸿富锦精密工业(深圳)有限公司 Serial switching using system and method
CN108153695A (en) * 2016-12-06 2018-06-12 佛山市顺德区顺达电脑厂有限公司 Computer system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1154926C (en) * 1996-11-04 2004-06-23 神达电脑股份有限公司 Detection method for system host board and input/output system
CN1996261A (en) * 2006-01-05 2007-07-11 旭达电脑(昆山)有限公司 BIOS chip maintenance device and using method therefor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1154926C (en) * 1996-11-04 2004-06-23 神达电脑股份有限公司 Detection method for system host board and input/output system
CN1996261A (en) * 2006-01-05 2007-07-11 旭达电脑(昆山)有限公司 BIOS chip maintenance device and using method therefor

Also Published As

Publication number Publication date
CN101840384A (en) 2010-09-22

Similar Documents

Publication Publication Date Title
CN103019991B (en) Interface system and changing method, USB key and UART terminal
WO2016204825A1 (en) A low-power type-c receiver with high idle noise and dc-level rejection
CN101989246A (en) Electronic device capable of automatically switching master and slave equipment modes of universal serial bus (USB)
US11675729B2 (en) Electronic device and operation method of sleep mode thereof
CN100480923C (en) Controller soft realizing method from I2C bus
CN102339114A (en) Charging circuit and mainboard with same
CN110659238A (en) Data communication system
RU2015109465A (en) STAND WITH AUTO RECOVERY FUNCTION AND METHOD FOR AUTOMATIC RECOVERY FOR THIS STAND
CN110008172A (en) A kind of system on chip
CN101208682A (en) Slave device with latched request for service
CN101840384B (en) Computer device
JP2024508592A (en) USB interface multiplexing method, circuit, electronic equipment and storage medium
CN101853232B (en) Extensible adapter
CN107391411B (en) Interface circuit based on switch working mode selection
CN101599050A (en) PCI-E controller core and method thereof that can be adaptive
CN106294252B (en) Ultrahigh speed chip interconnection means and its connection control method
CN115599191A (en) Electrifying method and electrifying device for intelligent network card
US20060095626A1 (en) Multifunction adapter
CN102902647B (en) Be arranged on I2C from the asic chip of machine printed circuit board (PCB) and printed circuit board (PCB)
US8819400B2 (en) Computer apparatus with switchable input output system
CN110442539B (en) Mobile phone OTG switching method and device
CN113688085A (en) Server interface management structure and method of PCI-E equipment
CN206270952U (en) A kind of card reader
CN221529079U (en) Mode selection circuit and electronic equipment
AU2023200832B2 (en) Electronic device having m.2 connector compatible with two communication modules, method for making two communication modules be compatible in single m.2 connector, and computer-implemented method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130227

Termination date: 20190317

CF01 Termination of patent right due to non-payment of annual fee