CN101770536B - 将以电流模式运行的电子器件迁移到目标技术的方法 - Google Patents
将以电流模式运行的电子器件迁移到目标技术的方法 Download PDFInfo
- Publication number
- CN101770536B CN101770536B CN200910222070.0A CN200910222070A CN101770536B CN 101770536 B CN101770536 B CN 101770536B CN 200910222070 A CN200910222070 A CN 200910222070A CN 101770536 B CN101770536 B CN 101770536B
- Authority
- CN
- China
- Prior art keywords
- voltage
- electronic circuit
- technology
- identified
- node
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (18)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/345,906 | 2008-12-30 | ||
US12/345,906 US8516410B2 (en) | 2008-12-30 | 2008-12-30 | Method of migrating electronic devices operating in current mode to a target technology |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101770536A CN101770536A (zh) | 2010-07-07 |
CN101770536B true CN101770536B (zh) | 2014-07-02 |
Family
ID=42286476
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200910222070.0A Expired - Fee Related CN101770536B (zh) | 2008-12-30 | 2009-11-13 | 将以电流模式运行的电子器件迁移到目标技术的方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8516410B2 (zh) |
JP (1) | JP5648887B2 (zh) |
KR (1) | KR20100080357A (zh) |
CN (1) | CN101770536B (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8201137B1 (en) | 2009-03-06 | 2012-06-12 | Cadence Design Systems, Inc. | Method and apparatus for AMS simulation of integrated circuit design |
US20100275170A1 (en) * | 2009-04-27 | 2010-10-28 | Mosys, Inc. | Porting Analog Circuit Designs |
US8375349B2 (en) * | 2009-09-02 | 2013-02-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for constant power density scaling |
FR2966952B1 (fr) | 2010-11-03 | 2012-11-16 | St Microelectronics Rousset | Procédé de fabrication d'un circuit intégré comportant un bloc analogique et un bloc numérique, et circuit intégré correspondant |
JP5903843B2 (ja) * | 2011-11-15 | 2016-04-13 | 富士通株式会社 | 回路部品移行装置、回路部品移行プログラムおよび回路部品移行方法 |
US8516429B2 (en) * | 2011-11-15 | 2013-08-20 | Midtronics, Inc. | Circuit optimization method and apparatus for analog circuit migration |
CN105095545B (zh) * | 2014-05-15 | 2018-09-07 | 济南概伦电子科技有限公司 | 电路仿真中基于工作区域的器件缓冲 |
US9785734B2 (en) | 2015-07-29 | 2017-10-10 | Globalfoundries Inc. | Method and system for adjusting a circuit symbol |
US9582622B1 (en) * | 2015-12-21 | 2017-02-28 | International Business Machines Corporation | Evaluating on-chip voltage regulation |
US11748523B2 (en) * | 2017-09-07 | 2023-09-05 | Mitsubishi Electric Corporation | Unauthorized connection detection apparatus, unauthorized connection detection method, and non-transitory computer-readable medium |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1801160A (zh) * | 2004-10-29 | 2006-07-12 | 国际商业机器公司 | 用于具有基本设计限制的集成电路的技术迁移的方法和系统 |
US7409615B2 (en) * | 2004-01-29 | 2008-08-05 | Advantest Corporation | Test apparatus and test method |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4056613B2 (ja) * | 1998-03-19 | 2008-03-05 | 旭化成エレクトロニクス株式会社 | 集積回路設計方法及び集積回路設計支援装置 |
US6614430B1 (en) * | 1998-09-08 | 2003-09-02 | Proficiency Ltd. | System and method for the exchange of CAD data |
JP2002092066A (ja) * | 2000-09-13 | 2002-03-29 | Nec Corp | Lsi設計システム、lsi設計方法、lsi設計用プログラムを記録した記録媒体 |
JP2002149732A (ja) * | 2000-11-07 | 2002-05-24 | Seiko Instruments Inc | 集積回路の再配線処理方法、集積回路設計装置、集積回路の再配線処理方法をコンピュータに実行させるためのプログラムを記録した記録媒体 |
JP3583997B2 (ja) * | 2001-01-29 | 2004-11-04 | 三洋電機株式会社 | 演算増幅器の設計資産の再利用方法、レイアウト作成装置およびレイアウト作成プログラム |
US20050028113A1 (en) * | 2003-08-01 | 2005-02-03 | Intersil Americas Inc. | Process translation tool for analog/RF IP reuse |
US7409651B2 (en) * | 2005-08-05 | 2008-08-05 | International Business Machines Corporation | Automated migration of analog and mixed-signal VLSI design |
US7730433B2 (en) * | 2005-09-29 | 2010-06-01 | Sherif Ahmed Abdel-Wahab Hammouda | Analog design retargeting |
-
2008
- 2008-12-30 US US12/345,906 patent/US8516410B2/en not_active Expired - Fee Related
-
2009
- 2009-11-13 CN CN200910222070.0A patent/CN101770536B/zh not_active Expired - Fee Related
- 2009-11-19 KR KR1020090111918A patent/KR20100080357A/ko not_active Application Discontinuation
- 2009-11-30 JP JP2009271786A patent/JP5648887B2/ja not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7409615B2 (en) * | 2004-01-29 | 2008-08-05 | Advantest Corporation | Test apparatus and test method |
CN1801160A (zh) * | 2004-10-29 | 2006-07-12 | 国际商业机器公司 | 用于具有基本设计限制的集成电路的技术迁移的方法和系统 |
Also Published As
Publication number | Publication date |
---|---|
CN101770536A (zh) | 2010-07-07 |
JP2010157705A (ja) | 2010-07-15 |
JP5648887B2 (ja) | 2015-01-07 |
KR20100080357A (ko) | 2010-07-08 |
US20100169848A1 (en) | 2010-07-01 |
US8516410B2 (en) | 2013-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101770536B (zh) | 将以电流模式运行的电子器件迁移到目标技术的方法 | |
JP4202120B2 (ja) | 集積回路の最適化設計装置 | |
US7409651B2 (en) | Automated migration of analog and mixed-signal VLSI design | |
Graeb et al. | The sizing rules method for analog integrated circuit design | |
US7574342B2 (en) | Methods of model compilation for models used in an electronic circuit simulator | |
US7730433B2 (en) | Analog design retargeting | |
US8099269B2 (en) | Two-step simulation methodology for aging simulations | |
US20080072183A1 (en) | Novel optimization for circuit design | |
WO2023035695A1 (zh) | 高效率、高精准度的芯片电路仿真验证方法、系统、装置和存储介质 | |
CN103678714B (zh) | 实体知识库的构建方法和装置 | |
JP4882747B2 (ja) | ばらつきシミュレーション・システム | |
Wu | Circuit optimization via adjoint Lagrangians | |
US8332199B1 (en) | Graphical user interface for viewing intermediate calculations from a device model | |
Bruun | CMOS Integrated Circuit Simulation with LTspice | |
Höppner et al. | A fast method for Transistor Circuit Voltage Range analysis using linear programming | |
Stanculescu et al. | CSAP and TFSG–Circuit Symbolic Analysis Programs | |
Statter et al. | Γ (Gamma): A SaaS-enabled fast and accurate analog design System | |
Kubař | Novel Optimization Tool for Analog Integrated Circuits Design | |
Boos et al. | Strategies for initial sizing and operating point analysis of analog circuits | |
Cucchi et al. | Stability and startup of non linear loop circuits | |
Lourenço et al. | AIDA-C Architecture | |
US20060190888A1 (en) | Apparatus and method for electronic device design | |
Sriram | New approach for direct analog circuit design | |
CN117473919A (zh) | 基于SiC MOSFET器件特性行为模型的电磁兼容建模方法 | |
Zuberek et al. | FIT-2, an extraction program based on the SPICE-PAC simulation software |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171207 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171207 Address after: American New York Patentee after: Core USA second LLC Address before: New York grams of Armand Patentee before: International Business Machines Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140702 Termination date: 20191113 |