CN101329649B - Display apparatus of EEPROM in emulator - Google Patents
Display apparatus of EEPROM in emulator Download PDFInfo
- Publication number
- CN101329649B CN101329649B CN2007100422465A CN200710042246A CN101329649B CN 101329649 B CN101329649 B CN 101329649B CN 2007100422465 A CN2007100422465 A CN 2007100422465A CN 200710042246 A CN200710042246 A CN 200710042246A CN 101329649 B CN101329649 B CN 101329649B
- Authority
- CN
- China
- Prior art keywords
- data
- eeprom
- xdata
- storer
- emulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention discloses an EEPROM display device in a simulator, which comprises a simulation chip and a memorizer. The simulation chip is connected with the memorizer by a data/address bus. The device also comprises a management module that is connected with the memorizer by the data/address bus and used for reading and writing the data in the memorizer; a simulation communication channel is arranged between the management module and the simulation chip; when an XDATA window of the simulator is opened, the management module takes out the data of an XDATA area from the memorizer, keeps inquiring about the register bit for controlling logical attribute of an EEPROM in the simulation chip by the communication channel in real tiome, and determines whether the data in the EEPROM is displayed in the XDATA window according to the setting of the register bit. The EEPROM display device in the simulator of the invention can not only rapidly display the data in the XDATA area with high efficiency, but also can ensure that simulation process is consistent with chip products, better protect the simulation chip and guarantee the debugging efficiency of user programs.
Description
Technical field
The present invention relates to the display device of EEPROM (Electronically Erasable ProgrammableRead-only Memory, electrically erasable programmable ROM), relate in particular to the display device of EEPROM in a kind of emulator.
Background technology
When exploitation, user program in the debug processor chip, the employed instrument of program development personnel is the emulator that has emulation chip.At present, all have eeprom memory in a lot of processor chips, the program area (CODE) that some EEPROM both can be used as on the logical concept uses, the external data field (XDATA) that also can be used as on the logical concept is used, the switching of this operating characteristic generally all is to realize by specific register-bit setting, when this EEPROM uses as CODE, the MOVX statement that uses visit XDATA is that visit is less than EEPROM's, only when EEPROM uses as XDATA, could have access to the statement of visit XDATA.
In emulator, because SRAM (static RAM) has access speed and bigger read-write serviceable life faster than storeies such as EEPROM, FLASH, general in order to improve the service efficiency of emulation chip serviceable life and storer, the storer of product chips all substitutes with SRAM in emulator, and hang over outside the emulation chip outward, emulation chip can visit these storeies by the address/data passage of standard, from the logical organization angle, be consistent with product chips.When emulator shows CODE district or XDATA district at needs, in order to improve access efficiency, prolong the serviceable life of emulation chip, usually not to obtain data in the storer by emulation chip, but be connected with address/data passage between emulation chip and the storer by emulator, emulator is directly visited plug-in storer, and the physical address relation of basis CODE, XDATA address and storer in logic shows the data of taking out at CODE and XDATA window then.
At present, generally also so do at having the emulator of processor chips that not only can make CODE but also can make the EEPROM of XDATA, because EEPROM can be used as XDATA, when showing XDATA, directly the data presentation that belongs to EERPOM that from plug-in SRAM, reads at the respective regions of XDATA, observe and revise for the user.But owing to do not go to read the XDATA data by emulation chip, the register-bit control of the no longer controlled EEPROM attribute of the operating process of emulator, so just caused, even it is CODE that user program is provided with EEPROM, do not use as XDATA, but after opening the XDATA window of emulator, still can carry out read-write operation, and user program can not be operated to the data that belong to EEPROM.
This makes emulator and product chips have inconsistent place, and to being unfamiliar with the user that chip uses, can operate the EEPROM data in the window, program but cannot, also can cause the misunderstanding in the use, influence the development and the development efficiency of user program.
If in order to keep the consistance of emulator and product chips, take out by emulation chip and demonstration XDATA content by emulator, though guaranteed consistance, but because emulator often need show and supply user's modification XDATA content, and the XDATA window is opened and need all be read the data in the whole XDATA, show, can cause huge working pressure to emulation chip, reduce the serviceable life of emulation chip significantly.
Summary of the invention
The technical problem to be solved in the present invention provides the display device of EEPROM in a kind of emulator, both can show and supply data in the user's modification XDATA zone efficiently, apace, can guarantee still whether in XDATA, show again by the data in the register-bit control EEPROM of EEPROM logical attribute, the maintenance simulation process is consistent with product chips, does not influence the serviceable life of emulation chip simultaneously.
In order to solve the problems of the technologies described above, the display device of EEPROM in the emulator of the present invention comprises emulation chip and storer, and this emulation chip is connected by data/address bus with storer, also comprises:
Administration module, be connected by data/address bus with storer, be used for the data in the read-write memory, be provided with the simulation communication channel between this administration module and the emulation chip, when opening the XDATA window of emulator, described administration module will take out the XDATA area data by data/address bus from storer, and the register-bit of emulation chip inner control EEPROM logical attribute is inquired about in maintenance in real time by the simulation communication channel, if register-bit is provided with EEPROM and uses as XDATA, administration module just the XDATA data presentation that in storer, obtains the XDATA window, observe and revise for the user; If register-bit is provided with EEPROM and does not use as XDATA, administration module is removed the XDATA data that obtain outside the data in the EEPROM corresponding address scope in storer, and the data presentation of remaining address is observed and revised for the user in the XDATA window.
The display device of EEPROM in the emulator of the present invention, showing efficiently, apace in the XDATA zone in the data, can keep the consistent of simulation process and product chips, neither can use the mistake that causes in the chip functions understanding because of the XDATA Presentation Function of emulator, also can not influence the serviceable life of emulation chip, guaranteed that better the user debugs carrying out smoothly of work, helps ensureing the debugging efficiency of user program.
Description of drawings
The present invention is further detailed explanation below in conjunction with the drawings and specific embodiments.
Accompanying drawing is the structural representation of the display device of EEPROM in the emulator of the present invention.
Embodiment
As shown in drawings, the display device of EEPROM in the emulator of the present invention comprises emulation chip 2 and storer 4 in emulator 1, and this emulation chip 2 and storer 4 are connected by data/address bus, and the data of emulation chip 2 in can read-write memory 4 also comprise:
Administration module 3, be connected by data/address bus with storer 4, be used for the data in the read-write memory 4, be provided with simulation communication channel 6 between this administration module 3 and the emulation chip 2, this administration module 3 can inquire the value of each register in the emulation chip 2 by simulation communication channel 6.
When needing to show the XDATA content, as long as open the XDATA window of emulator 1, the administration module 3 of emulator 1 just takes out the XDATA area data by data/address bus 5 from storer 4, and keep the register-bit of inquiring about emulation chips 2 inner control EEPROM logical attributes by simulation communication channel 6 in real time: use as XDATA if the setting of register-bit is EEPROM, then administration module 3 all is presented at the XDATA data that obtain the XDATA window in storer 4, observes and revises for the user; If being EEPROM, the setting of register-bit do not use as XDATA, then administration module 3 is the XDATA data that obtain in storer 4, remove outside the data in the EEPROM corresponding address scope, the data presentation of remaining address is in the XDATA window, observe and revise for the user, the data that the XDATA window is interior and EEPROM corresponding address scope is interior are all filled out invalid data or mark by emulator 1, and do not allow the user to write data.
Described storer 4 uses the outer SRAM storer that hangs over outside the emulation chip 2 to realize, with the storer in the substitute products chip.
Like this, even opening the XDATA window, because administration module 3 is the register-bit of the EEPROM of inquiry control in real time logical attribute always, only by emulator 1 this position is set at user program or user, when EEPROM was set to the XDATA attribute, the data that just can occur in the XDATA window corresponding address scope among the EEPROM were observed and are revised for the user.And, under the situation that the XDATA window is opened, no matter be that user program or user are arranged to EEPROM to described register-bit not as behind the XDATA by emulator 1, because administration module 3 is being inquired about this register-bit in real time, administration module 3 in upgrading the XDATA window during data, can be immediately by emulator 1 in the XDATA window with EEPROM corresponding address scope in data fill out invalid data or mark.Simultaneously, because administration module 3 is directly to read the XDATA area data from storer 4, not by emulation chip 2, and that storer 4 uses is SRAM, so both guaranteed to show and to supply data in the user's modification XDATA zone efficiently, apace, guaranteed again whether the data in the EEPROM show in XDATA, still and the control of the register-bit of controlled in real time EEPROM logical attribute, kept the consistance of emulator and product chips.
Administration module 3 in apparatus of the present invention can be with common chip microcontroller.
Claims (2)
1. the display device of EEPROM in the emulator comprises emulation chip and storer, and this emulation chip is connected by data/address bus with storer, it is characterized in that, also comprises:
Administration module, be connected by data/address bus with storer, be used for the data in the read-write memory, be provided with the simulation communication channel between this administration module and the emulation chip, when opening the external data field window of emulator, described administration module will take out the data of external data field by data/address bus from storer, and the register-bit of emulation chip inner control EEPROM logical attribute is inquired about in maintenance in real time by the simulation communication channel, if register-bit is provided with EEPROM and uses as external data field, administration module just externally the window of data field, is observed the data presentation of the external data field that obtains and revise for the user in storer; If register-bit is provided with EEPROM and does not use as external data field, administration module is the data of the external data field that obtains in storer, remove outside the data in the EEPROM corresponding address scope, the data presentation of remaining address externally in the window of data field, is observed and is revised for the user.
2. device as claimed in claim 1 is characterized in that, described storer uses plug-in SRAM storer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007100422465A CN101329649B (en) | 2007-06-20 | 2007-06-20 | Display apparatus of EEPROM in emulator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007100422465A CN101329649B (en) | 2007-06-20 | 2007-06-20 | Display apparatus of EEPROM in emulator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101329649A CN101329649A (en) | 2008-12-24 |
| CN101329649B true CN101329649B (en) | 2011-11-02 |
Family
ID=40205465
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007100422465A Expired - Fee Related CN101329649B (en) | 2007-06-20 | 2007-06-20 | Display apparatus of EEPROM in emulator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101329649B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102955872B (en) * | 2011-08-31 | 2016-05-04 | 北京中电华大电子设计有限责任公司 | There is the emulator of parameter propagation function |
| CN105487968A (en) * | 2014-10-09 | 2016-04-13 | 上海华虹集成电路有限责任公司 | Simulator capable of equivalently realizing EEPROM (Electrically Erasable Programmable Read-Only Memory) |
| CN105487969B (en) * | 2014-10-09 | 2018-08-14 | 上海华虹集成电路有限责任公司 | Intelligent card emluator |
| CN106411667B (en) * | 2016-09-26 | 2020-05-29 | 珠海格力电器股份有限公司 | Intelligent home multi-cloud control method and system based on network chip |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6240377B1 (en) * | 1997-12-18 | 2001-05-29 | Matsushita Electric Industrial Co., Ltd. | Integrated circuit with embedded reprogrammable EEPROM and emulation method to facilitate debugging |
| CN1421776A (en) * | 2002-11-04 | 2003-06-04 | 上海复旦微电子股份有限公司 | IC card hardware simulator based on FPGA-51 kernel |
| CN1632759A (en) * | 2003-12-24 | 2005-06-29 | 上海华虹集成电路有限责任公司 | Method capable of smartly implementing EEPROM simulation function in chip |
| CN1673969A (en) * | 2004-03-23 | 2005-09-28 | 上海华虹集成电路有限责任公司 | Method for monitoring simulation chip internal CCPROM |
| CN1704902A (en) * | 2004-06-02 | 2005-12-07 | 桂林电子工业学院 | Simulation type one-chip computer experiment instrument |
-
2007
- 2007-06-20 CN CN2007100422465A patent/CN101329649B/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6240377B1 (en) * | 1997-12-18 | 2001-05-29 | Matsushita Electric Industrial Co., Ltd. | Integrated circuit with embedded reprogrammable EEPROM and emulation method to facilitate debugging |
| CN1421776A (en) * | 2002-11-04 | 2003-06-04 | 上海复旦微电子股份有限公司 | IC card hardware simulator based on FPGA-51 kernel |
| CN1632759A (en) * | 2003-12-24 | 2005-06-29 | 上海华虹集成电路有限责任公司 | Method capable of smartly implementing EEPROM simulation function in chip |
| CN1673969A (en) * | 2004-03-23 | 2005-09-28 | 上海华虹集成电路有限责任公司 | Method for monitoring simulation chip internal CCPROM |
| CN1704902A (en) * | 2004-06-02 | 2005-12-07 | 桂林电子工业学院 | Simulation type one-chip computer experiment instrument |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101329649A (en) | 2008-12-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104750615A (en) | Data storage device and flash memory control method | |
| CN107562504A (en) | A kind of serial port implementing method of DSP program segmentings loading | |
| CN101329649B (en) | Display apparatus of EEPROM in emulator | |
| CN101000553A (en) | Embedded system | |
| JP2014038648A (en) | Adaptation element, test system, and operation method of adaptation element and test system | |
| CN101017424A (en) | Marking controller based on USB interface | |
| CN101206614B (en) | Simulator for simulating register with specific function | |
| CN102169459A (en) | Method, device and intelligent card for accessing data | |
| CN103970665B (en) | A kind of simulation SPI FLASH FPGA system and adjustment method | |
| CN103207830A (en) | Simulator with software breakpoint | |
| CN101329647A (en) | Emulator of emulation in-chip FLASH | |
| CN104461859A (en) | Emulator and method for supporting NVM soft breakpoint debugging | |
| CN104133706B (en) | Firmware modification method and firmware modification device | |
| EP1229549A1 (en) | Asynchronous flash-eeprom behaving like a synchronous ram/rom | |
| CN102110045B (en) | Simulator for displaying debugging information in real time | |
| CN108052468A (en) | A kind of autonomous controllable pci bus controller based on FPGA | |
| JP2007179112A (en) | Programmable display, control program, and recording medium recording the program | |
| CN211878599U (en) | Simulation verification system applied to field editable gate array FPGA | |
| CN105487875B (en) | Control method, control device and its processor system of program storage | |
| JP2001265620A (en) | Program debugging system for rom | |
| CN105573924B (en) | Analogue system | |
| US20150331620A1 (en) | Method of securely erasing a non-volatile semiconductor mass memory, computer system, and computer program product | |
| CN206058176U (en) | A kind of automobile-used BootLoader commissioning devices and test automobile | |
| CN205281475U (en) | Program memory's controlling means and treater system thereof | |
| CN207281743U (en) | Processor chips emulator with nonvolatile memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111102 Termination date: 20200620 |