CN1673969A - Method for monitoring simulation chip internal CCPROM - Google Patents
Method for monitoring simulation chip internal CCPROM Download PDFInfo
- Publication number
- CN1673969A CN1673969A CN 200410017125 CN200410017125A CN1673969A CN 1673969 A CN1673969 A CN 1673969A CN 200410017125 CN200410017125 CN 200410017125 CN 200410017125 A CN200410017125 A CN 200410017125A CN 1673969 A CN1673969 A CN 1673969A
- Authority
- CN
- China
- Prior art keywords
- eeprom
- page
- emulator
- write
- write operation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Debugging And Monitoring (AREA)
Abstract
The present invention discloses method of monitoring EEPROM in simulating chip. When the simulating chip detects the executing page writing operation of EEPROM in simulating chip, it sends notifying signal to the simulator and stores the EEPROM page address in register. Immediately the simulator inquires the register in the simulator chip to obtain the current write page address and adds the write operation and corresponding page address to the record for accumulating EEPROM page write times. The simulator monitors EEPROM via monitoring the record. Applying the present invention makes it possible for the simulator to provide the EEPROM page write time information in all time, to monitor the write operation of the target program on the EEPROM, to find error EEPROM write operation in target program and to promote the replacement of EEPROM near to its life. The present invention is used in simulation and target program test of simulator.
Description
Technical field
The present invention relates to the simulating developer technology, relate in particular to a kind of method that realizes supervisory control simulation chip internal EEPROM.
Background technology
Along with the develop rapidly of integrated circuit technique, and the increase day by day of application requirements, the integrated level of microprocessor products is also more and more higher.In order to satisfy the specific requirement of practical application, in new type microprocessor, except comprising traditional program storage (ROM) and data-carrier store (RAM), also increased the interior EEPROM of sheet of larger capacity.This part EEPROM can be used as the data that nonvolatile memory is write and deposited by target program needs preservation.
In microprocessor technology development, also require the synchronized development of the emulator technology that matches with it.In order to reach the authenticity of simulated effect, all use and require all very approaching emulation chips such as target microprocessor structure, characteristic of emulation in the general emulator, emulation chip is the basic foundation of emulator emulation, debug function, performance.For target microprocessor, owing to reasons such as technical sophistication, output are less, the price of emulation chip is generally also relatively expensive.
The technological angle of various storeies in the emulation chip, volatile memory, for example RAM, SRAM etc. owing to need not continue to preserve data later in power down, have the very long reading and writing life-span.And nonvolatile memory, for example EEPROM, Flash etc. generally are that least unit is carried out write operation with the page or leaf, and need continue to preserve data later in power down, the technology of realization is different fully with volatile memory.Their characteristics are that the life-span of reading is very long, and the life-span that each memory page is write is generally in 100,000 times.
Using the process of emulator emulation, debug object program is a unpredictable process, in the process of debugging, a circulation of not discovered in the target program is write the mistake of EEPROM in the emulation chip in full speed simulation run process, may just carry out thousands of times write operation in a short period of time to certain page of the EEPROM in the emulation chip.If accumulative total is write indegree and has been surpassed the life-span, damage has just taken place in this page or leaf of EEPROM in the emulation chip, because what damage only is this page or leaf, other pages or leaves still can operate as normal, and should damage again without any sign or caution, the commissioning engineer can not find that damage has taken place certain page of the interior EEPROM of emulation chip.If the other parts at subsequently target program need to use the page or leaf that this has damaged again really, slip-stick artist for debugging is difficult to find to be because the damage of EEPROM in the emulation chip, still the mistake of target program itself has caused the wrong or undesired of program execution.
At present, in the design of various microprocessor simulators, all do not consider these problems.Therefore, need a kind of new emulator function of development and Design, address this problem.
Summary of the invention
The technical matters that the present invention solves provides the method for a kind of supervisory control simulation chip internal EEPROM, it can provide the accumulative total of each page of EEPROM in the emulation chip to write indegree information at any time, understand target program information is carried out in the write operation of EEPROM, and near the EEPROM lifetime limitation time, send information.
For solving the problems of the technologies described above, the method of supervisory control simulation chip internal EEPROM of the present invention, emulation chip is connected with emulator by an alert signal line, when emulation chip detects its inner EEPROM when beginning to carry out the page or leaf write operation, send alert signal to emulator, simultaneously the EEPROM page address of current operation is deposited in the interior register of emulation chip, emulator is visited this register by communication interface; Be provided with one in the emulator and deposit the record that described each page of EEPROM accumulative total is write indegree, in the artificial debugging process, the write operation of EEPROM page or leaf each time all is saved in accumulative total by correspondence and writes in the record of indegree, and can watch this record at any time; Emulator can be monitored the record that each page of EEPROM accumulative total is write indegree at any time, sends information when the number of times of any page or leaf execution write operation of finding EEPROM surpasses threshold value 1; Emulator can also be before and after carrying out a certain section program in the monitoring piece accumulative total of all pages of EEPROM write the variation of indegree, when finding to carry out this section program front and back, when the number of times of arbitrary page or leaf of EEPROM or specific page execution write operation surpasses threshold value 2 in the emulation chip, send information.
Adopt method of the present invention, in the artificial debugging process, the write operation information of EEPROM page or leaf all can be saved in the record of emulator setting in the emulation chip each time.The commissioning engineer can watch this record at any time, understands the accumulative total of each page of EEPROM and writes indegree.When emulator finds that the accumulative total of EEPROM one page is write indegree and reached predefined threshold value 1, can send prompting or warning message to the commissioning engineer, judge whether to need to change emulation chip by the commissioning engineer.In the process of debug object program, carry out before and after a certain section program, when if emulator finds that EEPROM one page in the emulation chip or specific page are carried out the number of times of write operation and surpassed predefined threshold value 2, can send information, help the commissioning engineer to find EEPROM circulation write operation wrong in the target program.Prevent that program execution error or abnormal conditions from taking place.
Description of drawings
The present invention is further detailed explanation below in conjunction with drawings and Examples:
Accompanying drawing is the signal transmission synoptic diagram between emulator of the present invention and the emulation chip.
Embodiment
As shown in the figure, the method for supervisory control simulation chip internal EEPROM of the present invention, emulation chip is connected with emulator by an alert signal line, and supporting register is provided.Using emulator to carry out in emulation, the debug process, when emulation chip finds that its inner EEPROM begins to carry out the page or leaf write operation, on the alert signal line, send alert signal, simultaneously the EEPROM page address of current operation is deposited in the interior register of emulation chip to emulator.For this write operation of emulator inquiry execution is which page or leaf of EEPROM.In the present embodiment, adopt two 8 page address register, can corresponding deposit the page or leaf of 64K EEPROM at most.There is a communication interface between emulation chip and the emulator, can visits register in the emulation chip by its emulator.
Be provided with one in the emulator and deposit the record that described each page of EEPROM accumulative total is write indegree, this record can leave in the hardware memory of emulator, also can leave the host computer of emulator with document form in, for example in the PC.Behind the emulation chip that more renews, the record in the described emulator must be cleared.Emulator immediately by the EEPROM page address register in the communication interface inquiry emulation chip, obtains writing the address of page or leaf after the alert signal that receives from emulation chip.Then, each page of EEPROM that this write operation and corresponding page address information are added to accumulative total write in the record of indegree and gone.
In the artificial debugging process, the write operation of EEPROM page or leaf all can be carried out the aforesaid operations process in the emulation chip each time, and corresponding operation information can be saved in the record of emulator and go.The commissioning engineer can watch this recorded information at any time, understands the accumulative total of each page of EEPROM in the emulation chip and writes the indegree situation.
Emulator is monitored the information of its inner described record at any time, when the accumulative total of any page or leaf of EEPROM is write indegree and reached threshold value 1 in finding emulation chip, can send prompting or warning message, judges whether to need to change emulation chip by the commissioning engineer.The ratings that described threshold value 1 can be write indegree according to the EEPROM of the emulation chip that is adopted is provided with.For example, the ratings that the interior EEPROM of emulation chip writes indegree is 100,000 times, and any page or leaf that EEPROM just can be set surpasses when adding up 80,000 write operations, sends information.
In the process of debug object program, can also require emulator, monitor its inner record carrying out a certain section program front and back.If the emulator discovery is carried out before and after this section program, when the number of times of arbitrary page or leaf of EEPROM or specific page execution write operation surpasses threshold value 2 in the emulation chip, send information, in time find EEPROM write operation wrong in the target program.Described threshold value 2 is according to the number of times setting that will carry out the EEPROM write operation of program segment expection to be debugged.The page address of monitoring can be all pages or leaves of EEPROM, also can be one or several pages or leaves of any appointment.
Described specific page can be that one page also can be some page or leaf, page address can according to program segment expection to be debugged will carry out the EEPROM write operation page address setting.
In the method for the invention, the EEPROM in the emulation chip can use other nonvolatile memory to replace, for example Flash.
Claims (6)
1. the method for a supervisory control simulation chip internal EEPROM, it is characterized in that: emulation chip is connected with emulator by an alert signal line, when emulation chip detects its inner EEPROM when beginning to carry out the page or leaf write operation, send alert signal to emulator, simultaneously the EEPROM page address of current operation is deposited in the interior register of emulation chip, emulator is visited this register by communication interface; Be provided with one in the emulator and deposit the record that described each page of EEPROM accumulative total is write indegree, in the artificial debugging process, the write operation of EEPROM page or leaf each time all is saved in accumulative total by correspondence and writes in the record of indegree, and can watch this record at any time; Emulator can be monitored the record that each page of EEPROM accumulative total is write indegree at any time, sends information when the number of times of any page or leaf execution write operation of finding EEPROM surpasses threshold value 1; Emulator can also be before and after carrying out a certain section program in the monitoring piece accumulative total of all pages of EEPROM write the variation of indegree, when finding to carry out this section program front and back, when the number of times of arbitrary page or leaf of EEPROM or specific page execution write operation surpasses threshold value 2 in the emulation chip, send information.
2. the method for supervisory control simulation chip internal EEPROM as claimed in claim 1 is characterized in that: described record can leave in the hardware memory of emulator or leave in document form in the host computer of emulator.
3. the method for supervisory control simulation chip internal EEPROM as claimed in claim 1 is characterized in that: described threshold value 1 is write the ratings setting of indegree according to described EEPROM.
4. the method for supervisory control simulation chip internal EEPROM as claimed in claim 1 is characterized in that: described threshold value 2 is according to the number of times setting that will carry out the EEPROM write operation of program segment expection to be debugged.
5. the method for supervisory control simulation chip internal EEPROM as claimed in claim 1, it is characterized in that: described specific page can be that one page also can be some page or leaf, page address can according to program segment expection to be debugged will carry out the EEPROM write operation page address setting.
6. the method for supervisory control simulation chip internal EEPROM as claimed in claim 1 is characterized in that: described EEPROM can substitute with Flash or other nonvolatile memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100171251A CN100334558C (en) | 2004-03-23 | 2004-03-23 | Method for monitoring simulation chip internal CCPROM |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100171251A CN100334558C (en) | 2004-03-23 | 2004-03-23 | Method for monitoring simulation chip internal CCPROM |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1673969A true CN1673969A (en) | 2005-09-28 |
| CN100334558C CN100334558C (en) | 2007-08-29 |
Family
ID=35046531
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100171251A Expired - Fee Related CN100334558C (en) | 2004-03-23 | 2004-03-23 | Method for monitoring simulation chip internal CCPROM |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100334558C (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100442901C (en) * | 2005-10-25 | 2008-12-10 | 华为技术有限公司 | Method and apparatus for monitoring and updating software in apparatus management |
| CN101329649B (en) * | 2007-06-20 | 2011-11-02 | 上海华虹集成电路有限责任公司 | Display apparatus of EEPROM in emulator |
| CN102765256A (en) * | 2012-06-21 | 2012-11-07 | 珠海艾派克微电子有限公司 | Method for recording chip use state information, imaging box chip and imaging box |
| CN103605600A (en) * | 2013-11-25 | 2014-02-26 | Tcl通讯（宁波）有限公司 | Method and system for recording reading and writing times of memory units of memory card of mobile terminal |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1166869A (en) * | 1997-08-20 | 1999-03-09 | Toshiba Corp | Number of eeprom rewritings monitoring circuit and semiconductor intergated circuit device |
| JP2001134471A (en) * | 1999-11-09 | 2001-05-18 | Toshiba Corp | Debug device and debug method |
| ATE421149T1 (en) * | 2001-04-25 | 2009-01-15 | Nxp Bv | INTEGRATED CIRCUIT WITH SELF-TESTING DEVICE FOR EMBEDDED NON-VOLATILE MEMORY AND RELATED TESTING METHODS |
| JP2003058842A (en) * | 2001-08-10 | 2003-02-28 | Denso Corp | Id tag with paging management function |
-
2004
- 2004-03-23 CN CNB2004100171251A patent/CN100334558C/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100442901C (en) * | 2005-10-25 | 2008-12-10 | 华为技术有限公司 | Method and apparatus for monitoring and updating software in apparatus management |
| US8346913B2 (en) | 2005-10-25 | 2013-01-01 | Huawei Technologies Co., Ltd. | Method and device for monitoring and upgrading software in device management |
| CN101329649B (en) * | 2007-06-20 | 2011-11-02 | 上海华虹集成电路有限责任公司 | Display apparatus of EEPROM in emulator |
| CN102765256A (en) * | 2012-06-21 | 2012-11-07 | 珠海艾派克微电子有限公司 | Method for recording chip use state information, imaging box chip and imaging box |
| CN103605600A (en) * | 2013-11-25 | 2014-02-26 | Tcl通讯（宁波）有限公司 | Method and system for recording reading and writing times of memory units of memory card of mobile terminal |
| CN103605600B (en) * | 2013-11-25 | 2016-08-17 | Tcl通讯（宁波）有限公司 | A kind of method and system of mobile terminal storage card memory element read-write number of times record |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100334558C (en) | 2007-08-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10324642B2 (en) | Peripheral component interconnect express (PCIe) solid state drive (SSD) accelerator | |
| US20200004435A1 (en) | Determining when to replace a storage device by training a machine learning module | |
| US20170131948A1 (en) | Visualization of usage impacts on solid state drive life acceleration | |
| CN102568522B (en) | The method of testing of hard disk performance and device | |
| CN101216789A (en) | Data update method, device and system | |
| CN103049354B (en) | Data recovery method, data restore device and storage system | |
| CN101419844B (en) | Flash memory simulating device and main control module evaluation method for the flash | |
| CN103970665A (en) | FPGA system for simulating SPI FLASH and debugging method | |
| CN111722690B (en) | Server power module monitoring method and device, server and storage medium | |
| CN114446381B (en) | eMMC fault analysis method, device, readable storage medium and electronic equipment | |
| CN103530206B (en) | A kind of method and apparatus of date restoring | |
| CN102750109A (en) | Data synchronization system and method | |
| CN112506744A (en) | Method, device and equipment for monitoring running state of NVMe hard disk | |
| CN103810099A (en) | Code tracing method and code tracing system | |
| CN103440204A (en) | Method for updating file system and storage device | |
| CN106844166B (en) | Data processing method and device | |
| CN100465910C (en) | Method for error protecting and error correcting of flash memory data in products | |
| CN103544995A (en) | Bad track repairing method and bad track repairing device | |
| CN1673969A (en) | Method for monitoring simulation chip internal CCPROM | |
| CN105573872A (en) | Hardware maintenance method and device of data storage system | |
| CN105138472A (en) | Flash memory wear optimization method and device | |
| CN104932830A (en) | Information processing method and electronic device | |
| CN111651126B (en) | Memory writing operation method, system, electronic device and medium | |
| CN106708445B (en) | Link selecting method and device | |
| CN108984347B (en) | Embedded equipment restart state recording method based on Linux system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070829 Termination date: 20170323 |