CN101329646A - Emulator for implementing FLASH page erase emulation - Google Patents
Emulator for implementing FLASH page erase emulation Download PDFInfo
- Publication number
- CN101329646A CN101329646A CNA2007100422427A CN200710042242A CN101329646A CN 101329646 A CN101329646 A CN 101329646A CN A2007100422427 A CNA2007100422427 A CN A2007100422427A CN 200710042242 A CN200710042242 A CN 200710042242A CN 101329646 A CN101329646 A CN 101329646A
- Authority
- CN
- China
- Prior art keywords
- administration module
- emulation chip
- emulation
- chip
- flash page
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a simulator that realizes FLASH page erasing, which comprises a simulation chip and a management module. The management module is connected with the simulation chip by a control signal; the management module controls the simulation chip to be in an operation mode or a monitoring mode by the control signal. The simulation chip is connected with the management module by a waiting signal; when the simulation chip is in the operation mode, if the simulation chip sends the waiting signal to the management module, the management module causes the simulation chip to be kept in the operation mode within the duration of validity of the waiting signal. When the simulation chip is in the operation mode and executes a user program statement, whether the statement is to trigger the operation of FLASH page erasing is judged; if the statement is not to trigger the operation of FLASH page erasing, the waiting signal is not sent to the management module; if the statement is to trigger the operation of FLASH page erasing, the waiting signal is sent to the management module. The simulator of the invention can ensure the functional correctness of operating the program segment of FLASH page erasing by a single step as well as debug other user program commands in a single-step operation manner with high efficiency and high speed.
Description
Technical field
The present invention relates to a kind of emulator, relate in particular to a kind of FLASH of realization page erase emulation function simulating device.
Background technology
In exploitation, in the debug processor chip during user program, the employed instrument of program development personnel is the emulator that has emulation chip.At present, all have the FLASH storer in a lot of processor chips, the same with independent FLASH chip characteristics, it is unit page or leaf erase feature that the FLASH overwhelming majority in the chip still has with the page or leaf, one page can be 32,64,128 all sizes such as byte, decides according to the specific design demand of FLASH.It is exactly to be triggered by the batch processing statement that the page or leaf of so-called FLASH is wiped, all data in certain one page of FLASH inside appointment are carried out automatic clear operation, erase process needs the regular hour, size according to page or leaf, do not wait from several milliseconds to a few tens of milliseconds, grown much with respect to the execution time of individual instructions statement.
The emulation chip that the substitute products chip is arranged in emulator, if have the FLASH in the sheet in the product chips, in order to keep function, the consistency of performance with product chips, generally also have same in-chip FLASH in the emulation chip, also can carry out a page erase operation.But the emulation chip in the emulator also need be when entering monitoring mode except the same run user program with product chips (this moment, emulation chip was in operational mode), and the operation monitoring program is to realize various copyings.After entering monitoring mode from operational mode, the original operational mode of emulation chip will stop, and the watchdog routine that brings into operation.
Emulator has debud modes such as full speed running, single step run.During full speed running, emulation chip is in operational mode all the time, and the run user program is in full accord with the product chips duty always.When carrying out a single step run, emulation chip at first enters operational mode from the monitoring mode of carrying out the emulator watchdog routine, carry out the directive statement of a user program then, wait for that the required time is carried out in one section fixing instruction after, return to monitoring mode again and re-execute watchdog routine.Enough emulation chips of time that this wait instruction is carried out execute various stereotyped commands, but than finishing the needed time of FLASH page or leaf erase process, but are nowhere near.
If use existing emulator and emulation chip at full speed operating modes for performing FLASH is carried out that section user program of wiping of page or leaf in full accord because emulation chip is in operational mode all the time with product chips, can not go wrong.But, if when adopting the single step run mode to debug this section program, after the single step run mode executes that statement that triggers FLASH page or leaf erase operation in this section program, original emulation chip need be worked long period of time under operational mode, just can finish the work that page or leaf is wiped, but because emulation chip has withdrawed from operational mode very soon, be switched to monitoring mode, the page or leaf process of wiping has been interrupted, when this has just caused single-step debug, and the situation that the page or leaf erase feature can't emulation.
Though, by improving in the single step run, switch back monitoring mode and wait for the time that instruction manipulation is finished before, can address the above problem.But, this stand-by period must be brought up to be enough to wipe the amount of finishing for the FLASH page or leaf, many several times to tens times with respect to the time that original instruction is complete, when this will cause using single step run mode debug user programs, it is all very slow to carry out each step single step run speed, will greatly influence the efficient of debugging work.
Summary of the invention
The technical problem to be solved in the present invention provides a kind of emulator of the FLASH of realization page erase emulation, both can guarantee that single step run FLASH page or leaf wiped the function correctness of program segment, can debug other user program instruction again efficiently, apace in the single step run mode.
For solving the problems of the technologies described above, the emulator that adopts the method for the invention to realize comprises emulation chip, administration module.Have in the emulation chip with product chips in consistent FLASH module.Administration module is connected with emulation chip by a control signal, and by described control signal, administration module can be controlled emulation chip and be in operational mode or monitoring mode.Described emulation chip also has a waiting signal to be connected with administration module, when emulation chip is in operational mode, if emulation chip sends waiting signal to administration module, in the waiting signal valid period, administration module will not switch by the mode of operation of control signal control emulation chip, make it keep operational mode; When waiting signal was invalid, administration module was just controlled the switching of emulation chip mode of operation by control signal.When emulation chip is in operational mode execution user program statement, with judging whether is the statement that triggers FLASH page or leaf erase operation, if then send waiting signal to administration module, start the FLASH module and execute FLASH page or leaf erase process, emulation chip stops to send waiting signal to administration module; If not the statement that triggers FLASH page or leaf erase operation then emulation chip do not send waiting signal to administration module.
Owing to adopt emulator of the present invention, both can guarantee that single step run FLASH page or leaf wiped the function correctness of program segment, can debug other user program instruction again efficiently, apace in the single step run mode, when making emulator have the real simulation function, also have higher debugging efficiency, help the carrying out of the work of debugging and the raising of debugging efficiency.
Description of drawings
The present invention is further detailed explanation below in conjunction with the drawings and specific embodiments:
Accompanying drawing is the structural representation that the present invention realizes the emulator of FLASH page erase emulation.
Embodiment
As shown in drawings, the emulator 1 that adopts the method for the invention to realize comprises emulation chip 2, administration module 3.Have in the emulation chip 2 with product chips in consistent FLASH module 4.Administration module 3 is connected with emulation chip 2 by a control signal 5, and by control signal 5, administration module 3 can be controlled emulation chip 2 and be in operational mode or monitoring mode.Emulation chip 2 also has a waiting signal 6 to be connected with administration module 3, when emulation chip 2 is in operational mode, if emulation chip 2 sends waiting signal 6 to administration module 3, in 6 valid periods of waiting signal, administration module 3 will not switch by the mode of operation of control signal 5 control emulation chips 2, make it keep operational mode; When waiting signal 6 was invalid, administration module 3 is the switching by control signal 5 control emulation chips 2 mode of operations.When emulation chip 2 is in operational mode execution user program statement, with judging whether is the statement that triggers FLASH page or leaf erase operation, if then send waiting signal 6 to administration module 3, after starting the 4 execution FLASH page or leaf erase process end of FLASH module, emulation chip 2 stops to send waiting signals 6 to administration module 3; If not the statement that triggers FLASH page or leaf erase operation then emulation chip 2 do not send waiting signal 6 to administration module 3.
Carrying out the FLASH page or leaf in use single step run mode wipes in the program segment process, when carrying out the statement that triggers the page or leaf erase operation, at first, administration module 3 enters operational mode by control signal 5 control emulation chip 2 from monitoring mode, then, emulation chip 2 execution command statements, judge be to trigger the statement of page or leaf erase operation after, emulation chip 2 sends waiting signal 6 to administration module 3, administration module 3 just can not send control signal 5 to emulation chip 2 immediately after the time that the instruction manipulation of waiting for a standard is finished like this, control emulation chip 2 switches back monitoring mode, start FLASH module 4 and execute FLASH page or leaf erase process but be under the operational mode at emulation chip 2, after waiting signal that administration module 3 sends 6 is invalid, administration module 3 is just controlled emulation chip 2 and is entered monitoring mode, like this, emulation chip 2 also can correctly have been realized FLASH page or leaf erase feature when single step run.When other statements of user program are carried out in single step, owing to be not to trigger the statement that the FLASH page or leaf is wiped, emulation chip 2 can not send waiting signal 6 to administration module 3, after 3 of administration modules can be waited for the time that the instruction manipulation of a standard finishes during single step run, just send control signal 5 to emulation chip 2 immediately, control emulation chip 2 switched back monitoring mode, so just guaranteed the user can be fast and efficiently with single step run mode debug user programs.
Administration module 3 can be with common chip microcontroller.
Claims (3)
1, a kind of emulator of realizing the FLASH page erase emulation is characterized in that: comprise emulation chip and administration module; Have in the described emulation chip with product chips in consistent FLASH module; Described administration module is connected with emulation chip by a control signal, and by described control signal, administration module control emulation chip is in operational mode or monitoring mode; Described emulation chip also has a waiting signal to be connected with administration module, and when emulation chip was in operational mode, if emulation chip sends waiting signal to administration module, in the waiting signal valid period, administration module made emulation chip keep operational mode; When waiting signal was invalid, administration module was by the switching of control signal control emulation chip mode of operation; When emulation chip is in operational mode execution user program statement, be the statement that triggers FLASH page or leaf erase operation with judging whether, if not then not sending waiting signal to administration module; If then send waiting signal to administration module, start the FLASH module and execute FLASH page or leaf erase process, emulation chip stops to send waiting signal to administration module.
2, the emulator of realization FLASH page erase emulation as claimed in claim 1, it is characterized in that: when described emulation chip is in operational mode execution user program statement, with judging whether is the statement that triggers FLASH page or leaf erase operation, be specially: if not the statement that triggers FLASH page or leaf erase operation then emulation chip do not send waiting signal to administration module, after administration module only can be waited for the time that the instruction manipulation of a standard finishes during single step run, just send control signal to emulation chip immediately, the control emulation chip switches back monitoring mode; If trigger the statement of FLASH page or leaf erase operation, emulation chip sends waiting signal to administration module, administration module is under the operational mode at emulation chip and starts the FLASH module and execute FLASH page or leaf erase process, after waiting signal that administration module sends was invalid, administration module control emulation chip entered monitoring mode.
3, the emulator of realization FLASH page erase emulation as claimed in claim 1, it is characterized in that: described administration module adopts common chip microcontroller.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007100422427A CN101329646B (en) | 2007-06-20 | 2007-06-20 | Emulator for implementing FLASH page erase emulation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007100422427A CN101329646B (en) | 2007-06-20 | 2007-06-20 | Emulator for implementing FLASH page erase emulation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101329646A true CN101329646A (en) | 2008-12-24 |
| CN101329646B CN101329646B (en) | 2011-11-30 |
Family
ID=40205462
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007100422427A Expired - Fee Related CN101329646B (en) | 2007-06-20 | 2007-06-20 | Emulator for implementing FLASH page erase emulation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101329646B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI463501B (en) * | 2010-12-16 | 2014-12-01 | Asolid Technology Co Ltd | Development system for a flash memory module |
| CN104657192A (en) * | 2013-11-20 | 2015-05-27 | 上海华虹集成电路有限责任公司 | Method for simulating flash on simulator |
| CN104750535A (en) * | 2013-12-26 | 2015-07-01 | 珠海全志科技股份有限公司 | NAND Flash simulation controller and controlling and debugging method |
| CN105045647A (en) * | 2014-12-09 | 2015-11-11 | 北京中电华大电子设计有限责任公司 | Emulator supporting NVM rapid page programming |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1219254C (en) * | 2002-11-04 | 2005-09-14 | 上海复旦微电子股份有限公司 | IC card hardware simulator based on FPGA-51 kernel |
| CN100373336C (en) * | 2005-01-28 | 2008-03-05 | 中兴通讯股份有限公司 | Method for realizing flash-storage dynamic update of single-chip machine |
| CN100386743C (en) * | 2005-10-31 | 2008-05-07 | 大唐微电子技术有限公司 | Debugging method of embedded system and its system |
| CN100370466C (en) * | 2006-03-01 | 2008-02-20 | 华为技术有限公司 | Simulation method and system for logic circuit |
-
2007
- 2007-06-20 CN CN2007100422427A patent/CN101329646B/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI463501B (en) * | 2010-12-16 | 2014-12-01 | Asolid Technology Co Ltd | Development system for a flash memory module |
| CN104657192A (en) * | 2013-11-20 | 2015-05-27 | 上海华虹集成电路有限责任公司 | Method for simulating flash on simulator |
| CN104750535A (en) * | 2013-12-26 | 2015-07-01 | 珠海全志科技股份有限公司 | NAND Flash simulation controller and controlling and debugging method |
| CN104750535B (en) * | 2013-12-26 | 2018-08-07 | 珠海全志科技股份有限公司 | NAND Flash emulation controllers and control adjustment method |
| CN105045647A (en) * | 2014-12-09 | 2015-11-11 | 北京中电华大电子设计有限责任公司 | Emulator supporting NVM rapid page programming |
| CN105045647B (en) * | 2014-12-09 | 2020-08-04 | 北京中电华大电子设计有限责任公司 | Emulator supporting NVM rapid page programming |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101329646B (en) | 2011-11-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6289300B1 (en) | Integrated circuit with embedded emulator and emulation system for use with such an integrated circuit | |
| US6230119B1 (en) | Integrated circuit with embedded emulator and emulation system for use with such an integrated circuit | |
| CN101154183B (en) | Microcontroller built-in type on-line simulation debugging system | |
| CN102214132B (en) | Method and device for debugging Loongson central processing unit (CPU), south bridge chip and north bridge chip | |
| CN102255774A (en) | Test system and test method for switch-on and switch-off of communication device as well as fault location method | |
| CN101420308A (en) | In the active-state power management process, improve the method and system of time-delay | |
| CN101295255B (en) | Firmware updating system and method | |
| CN101329646B (en) | Emulator for implementing FLASH page erase emulation | |
| CN101339581A (en) | Embedded system on-line debugging emulation method based on communication interruption | |
| CN101458652A (en) | Embedded on-line emulation debugging system for microcontroller | |
| CN105137800A (en) | PLC cooperative control device based on SOPC technology | |
| CN104077166A (en) | EPCS and EPCQ storer online upgrading method based on IP core in FPGA | |
| CN101329647A (en) | Emulator of emulation in-chip FLASH | |
| CN101751323A (en) | Microprocessor chip emulator and breakpoint setting method | |
| CN100474266C (en) | Debugging system used for digital signal processor and debug method thereof | |
| CN111190852A (en) | PowerPC and Microblaze interaction system and interaction method based on double ports | |
| CN101329650A (en) | Smart card emulator | |
| CN104899122A (en) | Mobile terminal testing system and method | |
| CN1581079B (en) | Network server down auto-reset method and system | |
| CN108196849A (en) | A kind of low latency instruction scheduler | |
| CN101751324B (en) | Non-contact type intelligent card simulator and a working mode switching method | |
| CN114489743A (en) | Program programming and loading operation method of on-chip programmable system | |
| CN114218067A (en) | Heterogeneous many-core software debugging device and method | |
| CN115344105A (en) | Chip with multiplexed interfaces and debugging system of chip | |
| CN101764716A (en) | Test configuration method, equipment and system of business chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111130 Termination date: 20200620 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |