CN101308831B - 用于无引线封装的引线框及其封装结构 - Google Patents

用于无引线封装的引线框及其封装结构 Download PDF

Info

Publication number
CN101308831B
CN101308831B CN2007101070340A CN200710107034A CN101308831B CN 101308831 B CN101308831 B CN 101308831B CN 2007101070340 A CN2007101070340 A CN 2007101070340A CN 200710107034 A CN200710107034 A CN 200710107034A CN 101308831 B CN101308831 B CN 101308831B
Authority
CN
China
Prior art keywords
pin
lead frame
lead
fixed part
chip fixed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2007101070340A
Other languages
English (en)
Other versions
CN101308831A (zh
Inventor
林峻莹
沈更新
潘玉堂
周世文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chipmos Technologies Inc
Original Assignee
Chipmos Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chipmos Technologies Inc filed Critical Chipmos Technologies Inc
Priority to CN2007101070340A priority Critical patent/CN101308831B/zh
Publication of CN101308831A publication Critical patent/CN101308831A/zh
Application granted granted Critical
Publication of CN101308831B publication Critical patent/CN101308831B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Abstract

本发明揭示一种用于无引线封装的引线框，其包含多个封装单元及多个支撑条。各所述封装单元包括多个接脚及一芯片座，另外所述芯片座具有一芯片固定部及多个延伸部。所述多个接脚配置于所述芯片固定部位的周侧，所述多个延伸部分别从所述芯片固定部的端面向所述多个接脚之间延伸。所述多个支撑条设于所述多个封装单元之间，并连接所述多个接脚。

Description

用于无引线封装的引线框及其封装结构
技术领域
本发明涉及一种用于无引线封装的引线框及其封装结构，尤其涉及四方扁平无引线封装(Quad Flat Non-leaded Package；QFN)的结构、所使用的引线框及制造方法。
背景技术
为顺应消费性电子产品强调轻薄短小的趋势，QFN封装目前已经超越传统的引线封装，并用来取代成本较高的晶片级芯片尺寸封装(wafer level CSP)。而芯片尺寸封装(CSP)虽然将封装外形缩减成芯片大小，却必须使用间距很近的锡球阵列作为元件接脚，使得产品制造难度提高。相对QFN封装不但体积小、成本低、生产合格率高，还能为高速和电源管理电路提供更好的共面性以及散热能力等优点，此外，QFN封装不必从两侧引出接脚，因此电性能优于引线封装必须从侧面引出多只接脚的传统封装。举例而言，SO系列或QFP等引线封装都必须从侧面引出多只接脚，这些接脚有时就像天线一样会给高频应用带来许多噪声。
除此之外，QFN封装的外露式引线框焊垫(lead frame pad)还能作为直接散热路径，使封装拥有更好的散热能力。导热垫(thermal pad)通常是直接焊接在电路板上，电路板内的导热孔(thermal via)则会将过多热量传至铜箔接地面，而不需要另外安装散热片。
图1是常规QFN封装结构的剖面示意图。QFN封装元件80包含引线框81、电路小片82、粘着剂83、多个金属引线84及一封胶材料85，其中电路小片82通过粘着剂83而固定于引线框81的芯片固定垫811上，另外多个金属引线84分别电连接电路小片82及引线框81的多个接脚812。封胶材料85覆盖于电路小片82、金属引线84及引线框81上，但芯片固定垫811及接脚812的下表面需要露出在封胶材料85外。接脚812的露出下表面部分作为表面粘着时的外部接点，另外芯片固定垫811的露出下表面部分可直接将热逸散至外界，因此可完全取代常规封装技术中增加外露散热片的功效。然而，所述芯片固定垫811位于接脚812的中央，且必须和环设的各接脚812保持适当的距离，因此面积受到限制。由于散热效率和面积密切相关，如果能增加芯片固定垫811的露出下表面的面积则有助于解决多功能电路小片日益严重的散热问题。
发明内容
本发明的目的在于提供一种用于无引线封装的引线框、其封装结构及其制造方法，通过改变引线框中芯片座及接脚的布局方式而增加封装结构的散热效率。
为达到上述目的，本发明揭示一种用于无引线封装的引线框，其包含多个封装单元及多个支撑条。各所述封装单元包括多个接脚及一芯片座，另外所述芯片座具有一芯片固定部及多个延伸部。所述多个接脚配置于所述芯片固定部位的周侧，所述多个延伸部分别从所述芯片固定部的端面向所述多个接脚之间延伸。所述多个支撑条设于所述多个封装单元之间，并连接所述多个接脚。
本发明另外揭示一种无引线封装结构，其包含一引线框、一电路小片及多个金属引线。所述引线框包括多个接脚及一芯片座，另外所述芯片座具有一芯片固定部及多个延伸部。所述芯片座具有一芯片固定部及多个延伸部，其中所述多个接脚配置于所述芯片固定部位的周侧，所述多个延伸部分别从所述芯片固定部的端面向所述多个接脚之间延伸。所述电路小片固定于所述芯片固定部，并所述多个金属引线电连接所述电路小片及所述多个接脚。
附图说明
图1是一常规QFN封装结构的剖面示意图；
图2是本发明无引线封装的引线框的俯视图；
图3是本发明无引线封装元件的立体视图；以及
图4是沿图3中A-A剖面线的剖视图。
具体实施方式
图2是本发明无引线封装的引线框的俯视图。引线框20包含多个呈矩阵状排列的封装单元21，及多个介于封装单元21中间及四周的支撑条215。各封装单元21又包括多个接脚214及一芯片座211，所述多个接脚214环设于芯片座211四周并邻接于最近的支撑条215。另外，环设于引线框20四周有周边支撑条215′，所述周边支撑条215分别与相邻的多个接脚214连接。所述芯片座211具有一芯片固定部212及多个延伸部213，且所述多个接脚214配置于芯片固定部212的周侧，而多个延伸部213分别从芯片固定部212的端面向所述多个接脚214的中间空隙处延伸。
图3是本发明无引线封装元件30的立体视图。电路小片32以粘胶34或胶带固定于芯片座211中央的芯片固定部212，另外多个独立的接脚214分别设于芯片座211周围的多个延伸部213中间，并以焊线技术将多个金属引线33由电路小片32分别连接至各接脚214。为能保护电路小片32及金属引线33不受外力及环境的影响，还在电路小片32、芯片座211及多个金属引线33上覆盖一封胶材料31。另外，接脚214和相邻的延伸部213中的间隙216也会注入封胶材料31，通过封胶材料31接脚214也被固定住。
图4是沿图3中A-A剖面线的剖视图。与图1中QFN封装体80相比较，很显然本发明的芯片座211延伸至无引线封装元件30的四个周界。除了间隙216部分外，整个芯片座211的面积都可以进行散热，但常规QFN封装体80的芯片固定垫811的面积约与图3中芯片固定部212的面积相等，因此两者的散热效率因为芯片座14的面积差异而有显著不同。
本发明的技术内容及技术特点已揭示如上，然而所属领域的技术人员仍可能基于本发明的教示及揭示而做种种不脱离本发明精神的替换及修改。因此，本发明的保护范围应不限于实施例所揭示的内容，而应包括各种不脱离本发明的替换及修改，并为所附的权利要求书所涵盖。

Claims (11)

1.一种用于无引线封装的引线框，其特征在于包含：
多个封装单元，各所述封装单元包括：
多个接脚；
芯片座，其具有一芯片固定部及多个延伸部，其中所述多个接脚配置于所述芯片固定部位的周侧，所述多个延伸部中至少一个延伸部从所述芯片固定部的端面向位在相同一侧的两相邻接脚之间延伸；以及
多个支撑条，其设于所述多个封装单元之间，并连接所述多个接脚。
2.根据权利要求1所述的用于无引线封装的引线框，其特征在于所述多个封装单元呈阵列状排列。
3.根据权利要求1所述的用于无引线封装的引线框，其特征在于各所述封装单元中至少一个所述延伸部连接至所述支撑条。
4.根据权利要求1所述的用于无引线封装的引线框，其特征在于各所述封装单元的所述多个延伸部与所述多个接脚交错配置于所述芯片固定部的四周。
5.根据权利要求1所述的用于无引线封装的引线框，其特征在于另外包含环设于所述引线框的四周的周边支撑条，所述周边支撑条分别与相邻的所述多个接脚连接。
6.根据权利要求1所述的用于无引线封装的引线框，其特征在于相邻的两个所述封装单元共用所述支撑条固定相邻接的所述接脚。
7.根据权利要求1所述的用于无引线封装的引线框，其特征在于所述延伸部与所述接脚之间有间隙。
8.一种无引线封装结构，其特征在于包含：
引线框，其包括：
多个接脚；及
芯片座，其具有一芯片固定部及多个延伸部，其中所述多个接脚配置于所述芯片固定部位的周侧，所述多个延伸部中至少一个延伸部从所述芯片固定部的端面向位在相同一侧的两相邻接脚之间延伸；
电路小片，其固定于所述芯片固定部；以及
多个金属引线，其电连接所述电路小片及所述多个接脚。
9.根据权利要求8所述的无引线封装结构，其特征在于另外包含覆盖于所述电路小片、所述引线框及所述多个金属引线的封胶材料，其特征在于所述芯片固定部及所述多个接脚相对于所述电路小片的下表面未覆盖所述封胶材料。
10.根据权利要求8所述的无引线封装结构，其特征在于所述多个延伸部与所述多个接脚交错配置于所述芯片固定部的四周。
11.根据权利要求8所述的无引线封装结构，其特征在于所述延伸部与所述接脚之间有间隙。
CN2007101070340A 2007-05-17 2007-05-17 用于无引线封装的引线框及其封装结构 Expired - Fee Related CN101308831B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2007101070340A CN101308831B (zh) 2007-05-17 2007-05-17 用于无引线封装的引线框及其封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2007101070340A CN101308831B (zh) 2007-05-17 2007-05-17 用于无引线封装的引线框及其封装结构

Publications (2)

Publication Number Publication Date
CN101308831A CN101308831A (zh) 2008-11-19
CN101308831B true CN101308831B (zh) 2010-06-09

Family

ID=40125170

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007101070340A Expired - Fee Related CN101308831B (zh) 2007-05-17 2007-05-17 用于无引线封装的引线框及其封装结构

Country Status (1)

Country Link
CN (1) CN101308831B (zh)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1412842A (zh) * 2001-10-16 2003-04-23 新光电气工业株式会社 引线框架以及利用该引线框架制造半导体装置的方法
CN1591853A (zh) * 2003-09-01 2005-03-09 恩益禧电子股份有限公司 无引线型半导体封装及其制作工艺

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1412842A (zh) * 2001-10-16 2003-04-23 新光电气工业株式会社 引线框架以及利用该引线框架制造半导体装置的方法
CN1591853A (zh) * 2003-09-01 2005-03-09 恩益禧电子股份有限公司 无引线型半导体封装及其制作工艺

Also Published As

Publication number Publication date
CN101308831A (zh) 2008-11-19

Similar Documents

Publication Publication Date Title
US7667338B2 (en) Package with solder-filled via holes in molding layers
US5600178A (en) Semiconductor package having interdigitated leads
US8030741B2 (en) Electronic device
US7808084B1 (en) Semiconductor package with half-etched locking features
CN107026137B (zh) 具有磁性装置的电子模块
US7531895B2 (en) Integrated circuit package and method of manufacture thereof
US7671474B2 (en) Integrated circuit package device with improved bond pad connections, a lead-frame and an electronic device
US20080157302A1 (en) Stacked-package quad flat null lead package
CN101350318B (zh) 电子封装及电子装置
US20140103505A1 (en) Die down integrated circuit package with integrated heat spreader and leads
TWI574359B (zh) 半導體封裝
TW200727440A (en) An integrated circuit device package with an additional contact pad, a lead frame and an electronic device
US8395246B2 (en) Two-sided die in a four-sided leadframe based package
TW200425456A (en) Multi-chip package with electrical interconnection
CN101308832B (zh) 用于无引线封装的引线框、其封装结构及其制造方法
CN101308831B (zh) 用于无引线封装的引线框及其封装结构
CN106328620B (zh) 集成电路封装体及其制造方法
US8936971B2 (en) Integrated circuit packaging system with die paddles and method of manufacture thereof
US20090096070A1 (en) Semiconductor package and substrate for the same
CN201655791U (zh) 高密度接点的无引脚集成电路元件
KR970005719B1 (ko) 이중 어태치된 메모리 장치용 반도체 패키지
KR100379083B1 (ko) 리드온칩에어리어어레이범프드반도체패키지
US11869831B2 (en) Semiconductor package with improved board level reliability
CN101483164B (zh) 半导体封装结构
JP2000260931A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100609

Termination date: 20200517