CN101258476B - 延迟的存储器访问请求仲裁 - Google Patents

延迟的存储器访问请求仲裁 Download PDF

Info

Publication number
CN101258476B
CN101258476B CN2006800326550A CN200680032655A CN101258476B CN 101258476 B CN101258476 B CN 101258476B CN 2006800326550 A CN2006800326550 A CN 2006800326550A CN 200680032655 A CN200680032655 A CN 200680032655A CN 101258476 B CN101258476 B CN 101258476B
Authority
CN
China
Prior art keywords
memory
memory access
request
access
access request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2006800326550A
Other languages
English (en)
Chinese (zh)
Other versions
CN101258476A (zh
Inventor
B·A·蒂施勒
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of CN101258476A publication Critical patent/CN101258476A/zh
Application granted granted Critical
Publication of CN101258476B publication Critical patent/CN101258476B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1642—Handling requests for interconnection or transfer for access to memory bus based on arbitration with request queuing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
CN2006800326550A 2005-09-09 2006-08-23 延迟的存储器访问请求仲裁 Active CN101258476B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/222,615 2005-09-09
US11/222,615 US8065457B2 (en) 2005-09-09 2005-09-09 Delayed memory access request arbitration
PCT/US2006/032742 WO2007032866A1 (en) 2005-09-09 2006-08-23 Delayed memory access request arbitration

Publications (2)

Publication Number Publication Date
CN101258476A CN101258476A (zh) 2008-09-03
CN101258476B true CN101258476B (zh) 2011-06-08

Family

ID=37562281

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2006800326550A Active CN101258476B (zh) 2005-09-09 2006-08-23 延迟的存储器访问请求仲裁

Country Status (8)

Country Link
US (1) US8065457B2 (https=)
EP (1) EP1922627B1 (https=)
JP (1) JP5058167B2 (https=)
KR (1) KR101262313B1 (https=)
CN (1) CN101258476B (https=)
DE (1) DE602006018959D1 (https=)
TW (1) TWI426387B (https=)
WO (1) WO2007032866A1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8195903B2 (en) * 2006-06-29 2012-06-05 Oracle America, Inc. System and method for metering requests to memory
CN102203752B (zh) * 2008-07-29 2014-04-30 新诺普系统公司 具有多个队列之间的仲裁的数据处理电路
TWI370361B (en) * 2008-08-21 2012-08-11 Ili Technology Corp Memory access controlling apparatus and control method thereof
CN101667448B (zh) * 2008-09-04 2012-11-07 奕力科技股份有限公司 存储器存取控制装置及其相关控制方法
JP5418193B2 (ja) * 2009-12-14 2014-02-19 富士ゼロックス株式会社 調停装置、画像処理装置、及び画像形成システム
US20120290810A1 (en) * 2011-04-18 2012-11-15 Jean-Jacques Lecler Memory Access Latency Metering
GB2518884A (en) * 2013-10-04 2015-04-08 Ibm Network attached storage system and corresponding method for request handling in a network attached storage system
WO2015065426A1 (en) * 2013-10-31 2015-05-07 Hewlett-Packard Development Company, L.P. Memory access for busy memory
US9646660B2 (en) * 2014-09-23 2017-05-09 Intel Corporation Selectable memory access time
CN107526534B (zh) * 2016-06-21 2020-09-18 伊姆西Ip控股有限责任公司 管理存储设备的输入输出(i/o)的方法和设备

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998015897A1 (en) * 1996-10-10 1998-04-16 Hewlett-Packard Company Memory system and device
US6594730B1 (en) * 1999-08-03 2003-07-15 Intel Corporation Prefetch system for memory controller
CN1519854A (zh) * 2002-12-31 2004-08-11 ض� 存储控制器的读写切换方法
CN1570897A (zh) * 2003-03-19 2005-01-26 松下电器产业株式会社 总线控制器

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4400771A (en) * 1975-12-04 1983-08-23 Tokyo Shibaura Electric Co., Ltd. Multi-processor system with programmable memory-access priority control
US5524220A (en) * 1994-08-31 1996-06-04 Vlsi Technology, Inc. Memory subsystems having look-ahead instruction prefetch buffers and intelligent posted write buffers for increasing the throughput of digital computer systems
US6134625A (en) * 1998-02-18 2000-10-17 Intel Corporation Method and apparatus for providing arbitration between multiple data streams
US6105086A (en) * 1998-06-04 2000-08-15 Lsi Logic Corporation Data communication circuit and method for buffering data between a shared resource and multiple interfaces
TW514788B (en) * 1999-04-23 2002-12-21 Via Tech Inc Method of delayed transaction in bus system and device using the method
US6453401B1 (en) * 1999-07-02 2002-09-17 Rambus Inc. Memory controller with timing constraint tracking and checking unit and corresponding method
US6499090B1 (en) * 1999-12-28 2002-12-24 Intel Corporation Prioritized bus request scheduling mechanism for processing devices
JP2002244919A (ja) * 2001-02-20 2002-08-30 Matsushita Electric Ind Co Ltd Ｄｒａｍインターフェース回路
US7093094B2 (en) * 2001-08-09 2006-08-15 Mobilygen Corporation Random access memory controller with out of order execution
US6745308B2 (en) * 2002-02-19 2004-06-01 Ati Technologies, Inc. Method and system for bypassing memory controller components
US6717834B2 (en) * 2002-03-26 2004-04-06 Intel Corporation Dual bus memory controller
US7099972B2 (en) * 2002-07-03 2006-08-29 Sun Microsystems, Inc. Preemptive round robin arbiter
JP4008307B2 (ja) * 2002-08-09 2007-11-14 松下電器産業株式会社 メモリインターフェース回路
US6857055B2 (en) * 2002-08-15 2005-02-15 Micron Technology Inc. Programmable embedded DRAM current monitor
JP3876816B2 (ja) * 2002-10-24 2007-02-07 日本電気株式会社 コンピュータの共有資源利用制限方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998015897A1 (en) * 1996-10-10 1998-04-16 Hewlett-Packard Company Memory system and device
US6594730B1 (en) * 1999-08-03 2003-07-15 Intel Corporation Prefetch system for memory controller
CN1519854A (zh) * 2002-12-31 2004-08-11 ض� 存储控制器的读写切换方法
CN1570897A (zh) * 2003-03-19 2005-01-26 松下电器产业株式会社 总线控制器

Also Published As

Publication number Publication date
KR101262313B1 (ko) 2013-05-08
EP1922627A1 (en) 2008-05-21
US8065457B2 (en) 2011-11-22
DE602006018959D1 (de) 2011-01-27
CN101258476A (zh) 2008-09-03
US20070067532A1 (en) 2007-03-22
WO2007032866A1 (en) 2007-03-22
KR20080043406A (ko) 2008-05-16
JP5058167B2 (ja) 2012-10-24
TWI426387B (zh) 2014-02-11
TW200723001A (en) 2007-06-16
JP2009508215A (ja) 2009-02-26
EP1922627B1 (en) 2010-12-15

Similar Documents

Publication Publication Date Title
CN111742305B (zh) 调度具有不统一等待时间的存储器请求
KR101262313B1 (ko) 지연된 메모리 억세스 요청 조정
CN102414671B (zh) 对于不同源的分级内存仲裁技术
US7822885B2 (en) Channel-less multithreaded DMA controller
US7234004B2 (en) Method, apparatus and program product for low latency I/O adapter queuing in a computer system
CN111684430B (zh) 支持同一信道上对不统一等待时间的存储器类型的响应
JP2002530744A (ja) 多重レベル接続識別を備えた通信のシステムおよび方法
JP2012038325A (ja) スイッチマトリックス経由のデータ転送を改善するフロー制御方法
US6584529B1 (en) Intermediate buffer control for improving throughput of split transaction interconnect
US20160275028A1 (en) Semiconductor device
US7054987B1 (en) Apparatus, system, and method for avoiding data writes that stall transactions in a bus interface
US7613841B2 (en) Systems and methods for reducing data storage in devices using multi-phase data transactions
CN117472815A (zh) 一种axi协议下的存储模块转换接口及其转换方法
JP2011232917A (ja) 半導体集積回路、及びリクエスト制御方法
JP2009508215A5 (https=)
US5247640A (en) Dual access control system including plural magnetic disk control units and contention control circuitry
US20080320185A1 (en) Buffering device and buffering method
CN114721996A (zh) 一种分布式原子操作的实现方法与实现装置
US6735677B1 (en) Parameterizable queued memory access system
US5799161A (en) Method and apparatus for concurrent data routing
US7669028B2 (en) Optimizing data bandwidth across a variable asynchronous clock domain
US6502150B1 (en) Method and apparatus for resource sharing in a multi-processor system
CN101647002A (zh) 多处理系统及方法
US7031337B2 (en) Data processing apparatus and slave interface mechanism for controlling access to a slave logic unit by a plurality of master logic units
JPH0844661A (ja) 情報処理装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant